All IPs > Wireline Communication > Error Correction/Detection
In the realm of wireline communication, ensuring the integrity and reliability of data transmission is a critical concern. This is where Error Correction and Detection semiconductor IPs play a pivotal role. These IPs are designed to identify and rectify errors that occur during data transmission, thus enhancing the overall performance and reliability of wireline communication systems. Whether it involves correcting single-bit errors or detecting complex data discrepancies, these IPs are essential for maintaining the fidelity of data transmission.
Error Correction and Detection IPs utilize various sophisticated algorithms and techniques such as Reed-Solomon, Hamming Code, and Cyclic Redundancy Check (CRC). These technologies work by adding redundancy to the data being transmitted, allowing the receiver to detect errors and, in many cases, automatically correct them. This process not only protects data integrity but also ensures higher quality of service, reducing the need for retransmissions and improving network efficiency.
These semiconductor IP blocks are implemented in a wide array of applications including broadband networks, data centers, and telecommunication systems where uninterrupted and accurate data transmission is paramount. For engineers and developers, leveraging these IPs can significantly accelerate the development process of wireline systems by providing ready-to-integrate solutions that uphold communication standards.
In this category, you will find a vast selection of Error Correction and Detection semiconductor IPs suited for various applications. These IPs are available from leading suppliers, offering solutions that support multiple protocols and data rates. With these IPs, developers can ensure their wireline communication products are robust, reliable, and capable of delivering the highest levels of performance needed in today's data-driven world.
The Low Density Parity Check (LDPC) codes are powerful, capacity approaching channel codes and have exceptional error correction capabilities. The high degree of parallelism that they offer enables efficient, high throughput hardware architectures. The ntLDPC_WiFi6 IP Core is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes and is fully compliant with IEEE 802.11 n/ac/ax standard. The Quasi-Cyclic LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPC_WiFi6 decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Normalized Offset Min-Sum Algorithm or Layered Lambda-min Algorithm. Selecting between the two algorithms presents a decoding performance .vs. system resources utilization trade-off. The core is highly reconfigurable and fully compliant to the IEEE 802.11 n/ac/ax Wi-Fi4, Wi-Fi5 and Wi-Fi 6 standards. The ntLDPC_WiFi6 encoder IP implements a 81-bit parallel systematic LDPC encoder. An off-line profiling Matlab script processes the original matrices and produces a set of constants that are associated with the matrix and hardcoded in the RTL encoder.
The ntLDPC_G98042 (17664,14592) IP Core is defined in IEEE 802.3ca-2020, it is used by ITU-T G.9804.2-09.2021 standard document and it is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPCΕ_G98042 encoder IP implements a 256-bit parallel systematic LDPC encoder. The Generator LDPC Matrix is calculated off-line, compressed and stored in ROM. It is partitioned to 12 layers and each layer, when multiplied by the 14592 payload block, produces 256 parity bits. The multiplier architecture may be parameterized before synthesis to generate multiple multiplier instances [1:4,6], in order to effectively process multiple layers in parallel and improve the IP throughput rate. Shortened blocks are supported with granularity of 128-bit boundaries and 384 or 512 parity bits puncturing is also optionally supported. The ntLDPCD_G98042 decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Offset Min-Sum Algorithm (OMS) or Layered Lambda-min Algorithm (LMIN). Selecting between the two algorithms presents a decoding performance vs. system resources utilization trade-off. The OMS algorithm is chosen for this implementation, given the high code rate of the Parity Check Matrix (PCM). The ntLDPCD_G98042 decoder IP implements a 256-bit parallel systematic LDPC layered decoder. Each layer corresponds to Z=256 expanded rows of the original LDPC matrix. Each layer element corresponds to the active ZxZ shifted identity sub-matrices within the layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers’ LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder IP also features a powerful optional syndrome check early termination (ET) criterion, to maintain identical error correction performance, while significantly increasing its throughput rate and/or reducing hardware cost. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. A top level architecture deployment wrapper allows to expand the parallelism degree of the decoder before synthesis, effec-tively implementing a trade-off between utilized area and throughput rate. Finally a simple, yet robust, flow control handshaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components at 128-bit parallel bus interface. This logic is easily portable into any communication protocol, like AXI4 stream IF.
The ntRSC_DP1.4 IP core is compliant with Display Port 1.4 standard as published by Video Electronics Standards Association (VESA) for use in DSC (Display Stream Compression) technology. It is based on Reed-Solomon RS(254,250), 10 bit symbols, forward error correction code, where the codeword block consists of 250 information symbols and 4 RS parity symbols. The ntRSC_DP1.4 FEC IP Core ensures error resilient / glitch-free compressed video transport (DSC) to external displays. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
The ntLDPC_8023CA (17664,14592) IP Core is defined in IEEE 802.3ca-2020 standard document and it is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPCE_8023CA encoder IP implements a 256-bit parallel systematic LDPC encoder. The Generator LDPC Matrix is calculated off-line, compressed and stored in ROM. It is partitioned to 12 layers and each layer when multiplied by the 14592 payload block pro-duces 256 parity bits. The multiplier architecture may be parameterized before synthesis to generate multiple multiplier instances [1 to 6], in order to effectively process multiple layers in parallel and improve the IP throughput rate. Shortened blocks are supported with granularity of 128-bit boundaries and 384 or 512 parity bits puncturing is also optionally supported. The ntLDPCD_8023CA decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Offset Min-Sum Algorithm (OMS) or Layered Lambda-min Algorithm (LMIN). Selecting between the two algorithms presents a decoding performance vs system resources utilization trade-off. The OMS algorithm is chosen for this implementation, given the high code rate of the Parity Check Matrix (PCM). The ntLDPCD_8023CA decoder IP implements a 256-bit parallel systematic LDPC layered decoder. Each layer corresponds to Z=256 expanded rows of the original LDPC matrix. Each layer element corresponds to the active ZxZ shifted identity sub-matrices within the layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder IP also features a powerful optional early termination (ET) criterion, to maintain practically equivalent error correction performance, while significantly increasing its throughput rate and/or reducing hardware cost. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. Finally a simple, yet robust, flow control handshaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components. This logic is easily portable into any communication protocol, like AXI4 stream IF.
The 8b/10 Decoder from Roa Logic is a comprehensive implementation of the well-known 8b10b line coding scheme, utilized for achieving DC-balance and bounded disparity during serial data transmission. This system is essential for maintaining synchronization between data and clock signals, thus utilized in high-speed data transmission protocols to enable reliable data recovery. This decoder efficiently translates 10-bit encoded symbols into 8-bit data while continuously monitoring for bit errors. It adeptly recognizes and processes special comma characters, with intrinsic functionality for identifying K28.5 symbols widely used across many data communication standards. The architecture of the 8b/10 Decoder allows for cascading to support 16b20b decoding, expanding its utility in complex serial communication systems. Its design is fully synthesizable, making it versatile across different technology platforms. Roa Logic supports developers with easily accessible documentation and source materials available on GitHub, fostering straightforward adoption and integration into modern data transmission systems.
Convolutional FEC codes are very popular because of their powerful error correction capability and are especially suited for correcting random errors. The most effective decoding method for these codes is the soft decision Viterbi algorithm. ntVIT core is a high performance, fully configurable convolutional FEC core, comprised of a 1/N convolutional encoder, a variable code rate puncturer/depuncturer and a soft input Viterbi decoder. Depending on the application, the core can be configured for specific code parameters requirements. The highly configurable architecture makes it ideal for a wide range of applications. The convolutional encoder maps 1 input bit to N encoded bits, to generate a rate 1/N encoded bitstream. A puncturer can be optionally used to derive higher code rates from the 1/N mother code rate. On the encoder side, the puncturer deletes certain number of bits in the encoded data stream according to a user defined puncturing pattern which indicates the deleting bit positions. On the decoder side, the depuncturer inserts a-priori-known data at the positions and flags to the Viterbi decoder these bits positions as erasures. The Viterbi decoder uses a maximum-likelihood detection recursive process to cor-rect errors in the data stream. The Viterbi input data stream can be composed of hard or soft bits. Soft decision achieves a 2 to 3dB in-crease in coding gain over hard-decision decoding. Data can be received continuously or with gaps.
AccelerComm presents the Polar encoding and decoding suite for the 3GPP NR, featuring a comprehensive chain that enables quick integration and minimizes additional developmental efforts. This advanced IP utilizes PC and CRC-aided SCL decoding methods to deliver uncompromising error correction performance, adeptly handling the intricacies of 5G applications.\n\nThe Polar IP supports an extensive range of block sizes, tightly integrating each component to optimize performance while reducing latency and resource use. Its flexibility is further highlighted by its highly configurable parameters, which allow users to tailor its implementation to specific performance demands and power efficiency expectations.\n\nBy offering support for prevalent FPGA platforms like AMD and Intel, alongside ASIC optimizations, this Polar solution is a versatile option for developers seeking robust and integral solutions for burgeoning 5G networks. With ease of integration and superior performance metrics, it remains a leading solution in comprehensive 5G data processing.
The ntLDPC_5GNR Base Graph Encoder IP Core is defined in 3GPP TS 38.212 standard document and it is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. The specification defines two sets of LDPC Base Graphs and their respective derived Parity Check Matrices. Each Base Graph can be combined with 8 sets of lifting sizes (Zc) in a total of 51 different lifting sizes. This way by using the 2 Base Graphs, the 5G NR specification defines up to 102 possible distinct LDPC modes of operation to select from, for optimum decoding performance, depending on target application code block size and code rate (using the additional rate matching module features). For Base Graph 1 we have LDPC(N=66xZc,K=22xZc) sized code blocks, while for Base Graph 2 we have LDPC(N=50xZc,K=[6,8,9,10]xZc) sized code blocks. The ntLDPCE_5GNR Encoder IP implements a multi-parallel systematic LDPC encoder. Parallelism depends on the selected lifting sizes subsets chosen for implementation. Shortened blocks are supported with granularity at lifting size Zc-bit boundaries. Customizable modes generation is also supported beyond the scope of the 5G-NR specification with features such as: “flat parity bits puncturing instead of Rate Matching Bit Selection”, “maintaining the first 2xZc payload bits instead of eliminating it before transmission”, etc. The ntLDPCD_5GNR decoder IP implements a maximum lifting size of Zc_MAX-bit parallel systematic LDPC layered decoder. Each layer corresponds to Zc_MAX expanded rows of the original LDPC matrix. Each layer element corresponds to the active ZcxZc shifted identity sub-matrices within the layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder IP also features a powerful optional early termination (ET) criterion, to maintain practically equivalent error correction performance, while significantly increasing its throughput rate and/or reducing hardware cost. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. Finally a simple, yet robust, flow control handshaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components. This logic is easily portable into any communication protocol, like AXI4 stream IF.
Designed for advanced network diagnostics, the 10G Universal Network Probe enables comprehensive traffic monitoring and analysis across OTN and other high-capacity networks. This probe offers versatile compatibility, ensuring streamlined integration into existing infrastructure, a critical function for maintaining high-speed data transmission fidelity and efficiency.
The LDPC solution by AccelerComm is meticulously optimized for the 5G NR standard, ensuring superior efficiency and performance. This encoder and decoder IP triumphantly addresses the pivotal needs of the 5G network by combining maximal hardware efficiency with enhanced power efficiency. It is adeptly designed to fulfill the rigorous throughput and error correction targets outlined by 3GPP standards.\n\nIntended for integration into both FPGA and ASIC environments, the LDPC IP is highly configurable, providing numerous settings to cater to a broad array of applications. Its capability to support maximum data rates while minimizing latency makes it an indispensable element in advanced communication infrastructures.\n\nWith enhanced BLER performance and an innovative design that outstrips generic LDPC solutions, this implementation significantly reduces latency and resource utilization. Offering low power consumption and half the energy per bit compared to competitors, it provides a balanced approach to meeting both diverse operational demands and stringent power budgets.
The ntLDPC_DVBS2X IP Core is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPC_DVBS2X decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Offset Min-Sum Algorithm or Layered Lambda-min Algorithm. Selecting between the two algorithms presents a decoding performance .vs. system resources utilization trade-off. The core is highly reconfigurable and fully compliant to the DVB-S2 and DVB-S2X standards. Two highly complex off-line preprocessing series of procedures are performed to optimize the DVB LDPC parity check matrices to enable efficient RTL implementation. The ntLDPC_DVBS2X encoder IP implements a 360-bit parallel systematic LDPC IRA encoder. An off-line profiling Matlab script processes the original IRA matrices and produces a set of constants that are associated with the matrix and hardcoded in the RTL encoder. Actual encoding is performed as a three part recursive computation process, where row sums, checksums of all produced rows column-wise and finally transposed parity bit sums are calculated. The ntLDPC_DVBS2X decoder IP implements a 360-bit parallel systematic LDPC layered decoder. Two separate off-line profiling Matlab series of scripts are used to (a) process the original IRA matrices and produce the layered matrices equivalents (b) resolve any possible conflicts produced by the layered transformation. The decoder IP permutes each block’s parity LLRs to become compatible with the layered decoding scheme and stores channel LLRs to processes them in layered format. Each layer corresponds to 360 expanded rows of the original LDPC matrix. Each layer element corresponds to the active 360x360 shifted identity submatrices, within a layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit.
AccelerComm's High PHY Accelerators offer an impressive portfolio of IP accelerators tailored for 5G NR, enhancing O-RAN deployments with advanced signal processing capabilities. These accelerators emphasize maximum throughput and minimal power and latency, leveraging scalable technology for ASIC, FPGA, and SoC applications.\n\nCentral to these accelerators are patented high-performance signal processing algorithms, which enhance throughput significantly, making them crucial in scenarios demanding rapid data processing and low latency. The offering is ideal for improving the speed and efficiency of high-demand networks, reinforced by extensive research led by industry experts from Southampton University.\n\nMoreover, the accelerators encompass a wide variety of signal processing techniques such as LDPC and advanced equalization, to optimize the entire data transmission process. The result is a remarkable boost in spectral efficiency and overall network performance, making these accelerators indispensable for cutting-edge wireless technologies and their future-forward deployments.
The nxFeed Market Data System is engineered to provide efficient market data processing with the aid of FPGA technology. It reduces the latency typically associated with data processing, offering a normalized API for easy application integration. This system is particularly beneficial for electronic trading platforms, facilitating efficient data handling even with volatile data feeds. nxFeed supports a high volume of symbols and offers tools for effective data filtering and resynchronization across exchanges. By enabling swift data distribution via PCIe and UDP multicast, it provides unparalleled flexibility for diverse trading scenarios.
The PCD03D Turbo Decoder is adept at handling multiple state decoding for standards such as DVB-RCS and IEEE 802.16 WiMAX. Its core design features an 8-state duobinary decoding structure, facilitating precise and quick signal deconstruction. Additionally, the optional inclusion of a 64-state Viterbi decoder enhances versatility and performance in various environments. This decoder is tailored for applications where agility and high data throughput are critical, making it an invaluable asset in wireless communication infrastructures. The decoder’s architecture supports expansive VHDL core integration, providing durable solutions across FPGA platforms.
Innowitech Solutions offers a highly efficient Convolutional Encoder and Viterbi Decoder, a critical component in error-correction methodologies for digital communication systems. This product is designed to handle any polynomial configuration, making it versatile for various encoding and decoding requirements. This encoder-decoder pair enhances data transmission reliability by reducing errors caused during the communication process. The flexibility to adapt to multiple configurations without sacrificing performance is one of its standout features, allowing it to meet diverse industry needs effectively. The design is optimized for integration on FPGA platforms, particularly fitting for applications demanding high-speed data processing and low-latency operations. This makes it especially suitable for telecommunications and data-intensive industries, offering a reliable solution to maintain data integrity across complex networks.
ntRSD_UF core implements a time-domain Reed-Solomon decoding algorithm. The core is parameterized in terms of bits per symbol, maximum codeword length, maximum number of parity symbols as well as I/O data width, internal datapath and decoding engines parallelism. It also supports varying on the fly shortened codes. Therefore any desirable code-rate can be easily achieved rendering the decoder ideal for fully adaptive FEC applications. ntRSD_UF core supports erasure decoding thus doubling its error correction capability. The core also supports continuous or burst decoding. The core is designed and optimized for applications that need very high throughput data rates. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
The DVB-S2-LDPC-BCH system provides a formidable forward error correction platform crucial for satellite communication. Utilizing LDPC coupled with BCH codes, this IP ensures quasi-error-free operation, pushing system performance near the Shannon limit. Compliant with ETSI standards, it offers robust error correction capabilities with varied throughput rates, facilitated by its synthesizable Verilog model, making it adaptable for ASIC implementations.
The ntLDPC_Ghn IP Core is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPCD_Ghn decoder IP Core may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Offset Min-Sum Algorithm or Layered Lambda-min Algorithm. Selecting between the two algorithms presents a decoding performance .vs. system resources utilization trade-off. The core is highly reconfigurable and fully compliant to the ITU-T G.9960 G.hn standard. The ntLDPCE_Ghn encoder IP implements a 360-bit parallel systematic LDPC encoder. An off-line profiling Matlab script processes the original matrices and produces a set of constants that are associated with the matrix and hardcoded in the RTL encoder. The ntLDPCD_Ghn decoder IP implements a 360-LLR parallel systematic LDPC layered decoder. A separate off-line profiling Matlab script is used to profile the layered matrices and resolve any possible memory access conflicts. Each layer corresponds to Z=[14, 80, 360, 60, 270, 48 or 216] expanded rows of the original LDPC matrix, depending on the mode selected expansion factor. Each layer element corresponds to the active ZxZ shifted identity sub-matrices, within a layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been executed. The decoder also IP features a powerful optional early termination (ET) criterion, to maintain practically the same error correction performance, while significantly increasing its throughput rate. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. Finally a simple, yet robust, flow control handshaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components. This logic is easily portable into any communication protocol, like AXI.
ntLDPC_SDAOCT IP implements a 5G-NR Base Graph 1 systematic Encoder/Decoder based on Quasi-Cyclic LDPC Codes (QC-LDPC), with lifting size Zc=384 and Information Block Size 8448 bits. The implementation is based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that it offers high throughput at low implementation complexity. The ntLDPCE_SDAOCT Encoder IP implements a systematic LDPC Zc=384 encoder. Input and Output may be selected to be 32-bit or 128-bits per clock cycle prior to synthesis, while internal operations are 384-bits parallel per clock cycle. Depending on code rate, the respective amount of parity bits are generated and the first 2xZc=768 payload bits are discarded. There are 5 code rate modes of operation available (8448,8448)-bypass, (9984,8448)-0.8462, (11136,8448)-0.7586, (12672,8448)-0.6667 and (16896,8448)-0.5. The ntLDPCD_SDAOCT Base Graph Decoder IP may optionally implement one of two approximations of the log-domain LDPC iterative decoding algorithm (Belief propagation) known as either Layered Min-Sum Algorithm (MS) or Layered Lambda-min Algorithm (LMIN). Variations of Layered MS available are Offset Min-Sum (OMS), Normalized Min-Sum (NMS), and Normalized Offset Min-Sum (NOMS). Selecting between these algorithms presents a decoding performance vs. system resources utilization trade-off. The ntLDPCD_SDAOCT decoder IP implements a Zc=384 parallel systematic LDPC layered decoder. Each layer corresponds to Zc=384 expanded rows of the original LDPC matrix. Each layer element corresponds to the active ZcxZc shifted identity submatrices within the layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder IP also features a powerful optional early termination (ET) criterion, to maintain practically equivalent error correction performance, while significantly increasing its throughput rate and/or reducing hardware cost. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. Finally a simple, yet robust, flow control handshaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components. This logic is easily portable into any communication protocol, like AXI4 stream IF.
In channel coding redundancy is inserted in the transmitted information bit-stream. This redundant information is used in the decoder to eliminate the channel noise. The error correction capability of a FEC system strongly depends on the amount of redundancy as well as on the coding algorithm itself. TPCs perform well in the moderate to high SNRs because the effect of error floor is less. As TPCs have more advantage when a high rate code is used, they are suitable for commercial applications in wireless and satellite communications. The ntTPC Turbo Product Codec IP core is consisted of the Turbo Product Encoder (ntTPCe) and the Turbo Product Decoder (ntTPCd) blocks. The product code C is derived from two/three constituent codes, namely C1, C2 and optionally C3. The information data is encoded in two/three dimensions. Every row of C is a code of C2 and every column of C is a code of C1. When the third coding dimension is enabled, then there are C3 C1*C2 data planes. The ntTPC core supports both e-Hamming and Single Parity Codes as the constituent codes. The core also supports shortening of rows or columns of the product table, as well as turbo shortening. Shortening is a way of providing more powerful codes by removing information bits from the code. The ntTPCe core receives the information bits row by row from left to right and transmits the encoded bits in the same order. It consists of a row, column and 3D encoder. The ntTPCd decoder receives soft information from the channel in the 2’s complement number system and the input samples are received row by row from left to right. The implemented decoding algorithm computes the extrinsic information for every dimension C1, C2, C3 by iteratively decoding words that are near the soft-input word. An advanced scalable and parametric design approach produces custom design versions tailored to end customer applications design tradeoffs.
The Ncore Cache Coherent Interconnect by Arteris addresses the multifaceted challenges of multi-core ASIC design, offering a production-ready, highly configurable coherent NoC interconnect solution. Ncore is tailored for high-performance applications, supporting a variety of protocols compatible with Arm and RISC-V processors while enhancing inter-core communication and synchronization. Ncore is designed with functional safety in mind, making it suitable for ISO 26262 certification, a crucial factor for safety-critical applications such as automotive systems. It ensures credible operation in these environments with built-in safety and reliability features, including FMEDA data and ASIL certification. The IP supports multi-protocol coherency with CHI-B, CHI-E, and ACE alongside I/O coherent agent interfaces, providing versatility and backward compatibility for diverse SoC architectures. Enhanced with unique proxy caches, Ncore lowers power requirements while maintaining high performance, offering a scalable, power-efficient interconnect fabric suitable for a wide array of system scales, from small embedded solutions to extensive multi-billion transistor designs.
ntRSD core implements a time-domain Reed-Solomon decoding algorithm. The core is parameterized in terms of bits per symbol, maximum codeword length and maximum number of parity symbols. It also supports varying on the fly shortened codes. Therefore any desirable code-rate can be easily achieved rendering the decoder ideal for fully adaptive FEC applications. ntRSD core supports erasure decoding thus doubling its error correction capability. The core also supports continuous or burst decoding. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
The DVB-C Demodulator is a specialized core designed for decoding digital video broadcast signals, specifically tailored toward cable systems. Compliant with the DVB-C and J83 modulation standards, this demodulator is crucial for cable networks aiming to provide high-quality digital video and broadband data services. With integrated FEC (Forward Error Correction) capabilities, this core enhances signal quality and reliability, ensuring that subscribers receive superior service. It's optimized for modern cable networks, where efficient data transmission and minimal error rates are paramount. The DVB-C Demodulator plays a vital role in cable systems, ensuring consistent and accurate decoding of broadcast signals. Its compatibility with various cable configurations and modulation standards makes it a versatile and dependable choice for service providers who aim to uphold high standards of cable and digital communication.
ntRSC_IESS core is a highly integrated solution implementing a time-domain Reed-Solomon Forward Error Correction algorithm. The core supports several programming features including codeword size, error threshold, number of parity bytes, reverse or forward order of the output, mode of operation (encode, decode or pass-through), shortened code support, erasures or error only decoding. Very low latency, high speed, simple interfacing and programmability make this core ideal for many applications including Intelsat IESS-308, DTV, DBS, ADSL, Satellite Communications, High performance modems and networks.
Enclustra's UDP/IP Ethernet IP core streamlines the process of enabling communication via Ethernet in FPGA-based systems. Highly configurable and optimized for Intel and AMD architectures, this IP core ensures fast and reliable data transmission at full 1 Gbit/sec wire speed. It supports multiple media independent interfaces, including MII, RMII, GMII, and RGMII, allowing for versatile usage across different Ethernet setups. The IP core minimizes resource usage while maximizing throughput, making it an excellent choice for communication applications that require high-speed data exchange with minimal overhead.
The FCM2801-BD Power Amplifier from Falcomm represents a pinnacle in amplification technology, engineered to excel in ultra-efficient energy use. This power amplifier operates at a center frequency of 28 GHz, making it well-suited for high-speed wireless communications and next-generation telecom services. Its design not only prioritizes power efficiency but also durability and performance in demanding environments. The FCM2801-BD offers considerable improvements in power usage efficiency, aligning with modern demands for low-energy-consumption solutions. Thus, it caters to both commercial and industrial applications that require robust yet efficient power amplification. This product is fundamental in reducing operational costs for telecommunication providers and in advancing the performance of consumer electronics. Its precision engineering ensures it can withstand and operate efficiently in a wide range of conditions, cementing its place as a core component in innovative telecom solutions.
The PCE04I Inmarsat Turbo Encoder is engineered to optimize data encoding standards within satellite communications. Leveraging advanced state management, it enhances data throughput by utilizing a 16-state encoding architecture. This sophisticated development enables efficient signal processing, pivotal for high-stakes communication workflows. Furthermore, the PCE04I is adaptable across multiple frameworks, catering to diverse industry requirements. Innovation is at the forefront with the option of integrating additional state Viterbi decoders, tailoring performance to specific needs and bolstering reliability in communications.
hellaPHY Positioning Solution is an advanced edge-based software that significantly enhances cellular positioning capabilities by leveraging 5G and existing LTE networks. This revolutionary solution provides accurate indoor and outdoor location services with remarkable efficiency, outperforming GNSS in scenarios such as indoor environments or dense urban areas. By using the sparsest PRS standards from 3GPP, it achieves high precision while maintaining extremely low power and data utilization, making it ideal for massive IoT deployments. The hellaPHY technology allows devices to calculate their location autonomously without relying on external servers, which safeguards the privacy of the users. The software's lightweight design ensures it can be integrated into the baseband MCU or application processors, offering seamless compatibility with existing hardware ecosystems. It supports rapid deployment through an API that facilitates easy integration, as well as Over-The-Air updates, which enable continuous performance improvements. With its capability to operate efficiently on the cutting edge of cellular standards, hellaPHY provides a compelling cost-effective alternative to traditional GPS and similar technologies. Additionally, its design ensures high spectral efficiency, reducing strain on network resources by utilizing minimal data transmission, thus supporting a wide range of emerging applications from industrial to consumer IoT solutions.
Featuring G15, this IP is optimized for 2KB correction blocks, suitable for NAND devices with larger page sizes, such as 8KB. The design is aligned with methods seen in the G14X, but it extends its reach with longer codewords for comprehensive coverage of high-density NAND. The design supports a wide array of block sizes and configurational setups, making it highly adaptable to varying design needs. Additional error correction capabilities can be integrated based on client requirements, reinforcing its bespoke delivery.
StreamDSP's Interlaken PHY solution is designed specifically for bridging high-bandwidth data throughput with efficient latency management, providing a highly reliable interconnect option between networking or storage devices and FPGAs. This solution facilitates robust and scalable connectivity for intensive computational tasks, capable of adapting to various data widths and system configurations with aplomb. The Interlaken PHY core offers built-in support for high-flexibility lane designs, along with features like channel bonding and dynamic lane reconfiguration. Error correction and lane management mechanisms further ensure data integrity and smooth operation even in the most demanding environments. Combining these capabilities with ease of integration into existing FPGA frameworks highlights its role as a pivotal component in data-centric operations across the tech industry.
The G13/G13X series is tailored for 512B correction blocks, particularly used in NAND setups with 2KB to 4KB page sizes. While both variants are crafted to manage the demands of SLC NAND transitions to finer geometries, the G13X allows for correction of a higher number of errors. Designed to fit seamlessly into existing controller architectures, it enables extensions of current hardware and software capabilities without extensive new investments. It offers area optimization through parameter adjustments and supports a range of channel configurations for broad applicability.
ntRSE core implements the Reed Solomon encoding algorithm and is parameterized in terms of bits per symbol, maximum codeword length and maximum number of parity symbols. It also supports varying on the fly shortened codes. Therefore any desirable code-rate can be easily achieved rendering the decoder ideal for fully adaptive FEC applications. ntRSE core supports continuous or burst decoding. The implementation is very low latency, high speed with a simple interface for easy integration in SoC applications.
The ntDVBS2_FEC transmitter and receiver IPs, each instantiate an outer BCH and inner LDPC concatenated pair of encoders and decoders respectively. The Bose, Chaudhuri, and Hocquenghem (BCH) codes are the largest category of the powerful error-correction cyclic codes and belong to the block codes that are a generalization of the Hamming codes for multiple-error corrections. The Low Density Parity Check (LDPC) codes are powerful, capacity approaching channel codes and have exceptional error correction capabilities. The high degree of parallelism that they offer enables efficient, high throughput hardware architectures. The concatenation of these two error correction algorithms enable performance well close to the Shannon limit. The ntBCH_DVBS2 encoder performs BCH encoding to payload frames by appending calculated parity bits at the end of each frame. The ntBCH_DVBS2 decoder finds the error locations within a received frame, tries to correct them and indicates a successful or failed decoding procedure. The ntLDPC_DVBS2 IP Core is based on an implementation of QC-LDPC Quasi-Cyclic LDPC Codes. These LDPC codes are based on block-structured LDPC codes with circular block matrices. The entire parity check matrix can be partitioned into an array of block matrices; each block matrix is either a zero matrix or a right cyclic shift of an identity matrix. The parity check matrix designed in this way can be conveniently represented by a base matrix represented by cyclic shifts. The main advantage of this feature is that they offer high throughput at low implementation complexity. The ntLDPC_DVBS2 encoder IP implements a 360-bit parallel systematic LDPC IRA encoder. An off-line profiling Matlab script processes the original IRA matrices and produces a set of constants, associated with the matrix and hardcoded in the RTL encoder. Encoding is performed as a three part recursive computation process, where row sums, checksums of all rows column-wise and parity bit sums are calculated. The ntLDPC_DVBS2 decoder IP implements an approximation of the log-domain LDPC iterative decoding algorithm (Belief propagation), known as Layered Lambda-min2 Algorithm. The core is highly reconfigurable in terms of area, throughput and error correction performance trade-offs and is fully compliant to the DVB-S2 standard. Two highly complex off-line preprocessing series of procedures are performed to optimize the DVB LDPC parity check matrices to enable efficient RTL implementation. The ntLDPC_DVBS2 decoder IP implements a 360-LLR parallel systematic LDPC layered decoder. Two separate off-line profiling Matlab series of scripts are used to (a) process the original IRA matrices and produce the layered matrices equivalents (b) resolve any possible conflicts produced by the layered transformation. Each layer corresponds to 360 expanded rows of the original LDPC matrix. Each layer element corresponds to the active 360x360 shifted identity sub-matrices, within a layer. Each layer element is shifted accordingly and processed by the parallel decoding datapath unit, in order to update the layers LLR estimates and extrinsic information iteratively until the required number of decoding iterations has been run. The decoder also IP features two powerful optional early termination (ET) criteria (convergence and parity check), to maintain practically the same error correction performance, while significantly increasing its throughput rate. Additionally it reports how many decoding iterations have been performed when ET is activated, for system performance observation and calibration purposes. Finally a simple, yet robust, flow control hand-shaking mechanism is included in both IPs, which is used to communicate the IPs availability to adjacent system components. This logic is easily portable into any communication protocol, like AXI.
The Complete 5G NR Physical Layer from AccelerComm offers a robust solution for high-performance networks, whether terrestrial or satellite-based. This full-featured physical layer is versatile, supporting various specialized applications, including O-RAN, satellite, and small-cell solutions. By integrating both high and low PHY components, it delivers optimal performance, power, and area efficiency. Boasting innovative signal processing technologies, the product ensures top-tier link performance, with a strong focus on meeting the needs of demanding network environments.\n\nThe solution's adaptability allows it to be implemented as licensable IP across multiple platforms, including ARM software, FPGA, and ASIC-ready cores. This flexibility is pivotal for diverse deployment scenarios, making it an ideal choice for developers seeking to reduce project risks through comprehensive pre-integration testing on COTS development boards.\n\nFurthermore, the product's inclusion of AccelerComm's proprietary 5G acceleration technologies enables users to achieve game-changing power and performance metrics in their 5G networks. Whether for LEO satellites or dense urban networks, this physical layer solution stands out for its capacity to address unique challenges faced by modern communication infrastructures, maximizing both spectral efficiency and global network reach.
Specially designed for 1KB correction blocks, the G14/G14X series caters to NAND devices with 8KB page sizes. Its versatility allows support for both 512B and 1024B blocks, accommodating SLC and MLC flash requirements effectively. It enhances controller performance with provisions for extended wear leveling and robust error correction across various generations of flash technology. The series also offers customization possibilities to meet diverse latency, bandwidth, or spatial demands.
The LDPC Decoder for 5G NR by Mobiveil is crafted to enhance error correction capabilities within flash storage systems. By incorporating advanced statistical digital signal processing and low-density parity-check technology, this decoder effectively improves flash endurance and data retention, proving invaluable across a spectrum of devices from smartphones to enterprise-level SSDs. It ensures efficient error rectification while optimizing power consumption and system integration.
TurboConcept's TC1000/2000/3000 series is an array of meticulously designed LDPC and Turbo Product codes intended to enhance data communication systems with superior error correction capabilities. These IP cores are engineered to support high throughput and low latency, crucial for advanced data communication applications. The series is versatile and accommodates a wide range of coding options, offering flexibility and adaptability in different technological environments. It is highly effective for use in applications ranging from broadband wireless to satellite communications, where data integrity and performance consistency are paramount. The inherent flexibility in their implementation allows easy adaptation to the evolving demands of digital communication networks.
The TCP/IP Offload Engine from Design Gateway is crafted for high-throughput, low-latency network communication. By offloading TCP/IP stack operations from the CPU, this engine dedicates FPGA resources for processing networking protocols, ensuring enhanced system efficiency. This IP core achieves pure hardware acceleration, facilitating high-rate data transfers with minimal CPU intervention. It supports various connection speeds and is adaptable to different FPGA platforms, making it a versatile choice for high-speed networking solutions. Ideal for data centers, content delivery networks, and financial trading systems where latency and throughput are critical, the TCP/IP Offload Engine provides reliable network performance, unburdening host CPUs from intensive networking processes.
The G12 module is engineered for 256B correction blocks and provides support for error corrections up to 16 bits. This unique capability is valuable for specialized applications where smaller block sizes are crucial. The design features optimized ECC dynamics, allowing for an adaptable block size range from 2 to 450 bytes. It is further customizable to maximize area efficiency by tailoring the maximum ECC level with set parameters. Additionally, it supports various configuration modes, catering to both single and multi-channel setups.
The 5G LDPC IP core from TurboConcept is engineered to meet the stringent demands of modern wireless communications. It provides robust error correction capabilities pivotal for next-generation 5G networks. This IP core is crafted to handle the increased data bandwidth of 5G, ensuring reliable and efficient data transmission. It is tailored for 5G NR (New Radio) systems, delivering enhanced spectral efficiency and higher throughput. With its advanced implementation for both FPGA and ASIC, the 5G LDPC core supports rapid error correction which is critical for maintaining high data rates and low latency in various communication environments.
TurboConcept's 5G Polar encoder/decoder core serves as a cornerstone for secure and reliable communication in 5G networks. This IP solution plays a crucial role in data transmission security, employing polar coding techniques known for their capacity-approaching error correction performance. The 5G Polar core is optimized for use in 5G NR systems, offering superior performance in handling varying channel conditions. By providing robust performance under adverse conditions, it ensures that data integrity is maintained without sacrificing speed or efficiency. Designed for both FPGA and ASIC platforms, it guarantees flexibility in deployment, catering to diverse hardware requirements.
TurboConcept's 4G multi-mode CTC decoder is a versatile IP core designed to meet the broad requirements of 4G mobile networks. It expertly handles various code rates and block sizes, making it a flexible solution for communication systems that demand reliable error correction under multiple modulation schemes. The decoder’s architecture supports high-speed data processing, essential for the fast-paced operations typical in 4G environments. Additionally, it is equipped to provide seamless transition and compatibility with legacy systems, ensuring network consistency and reliability.
The HDR Camera ISP by BTREE is designed to handle high dynamic range imaging, enabling cameras to capture scenes with varying light levels effectively. This sophisticated Image Signal Processor (ISP) integrates extensive features to enhance image quality, such as color correction, noise reduction, and exposure control. Designed for applications requiring superior image fidelity, it is ideal for devices ranging from high-end digital cameras to mobile devices. Leveraging advanced algorithms, the ISP optimizes every pixel to ensure clarity and detail across diverse lighting conditions. This IP enriches the capture process by delivering bright and vibrant images, even in challenging environments, ensuring that both shadows and highlights retain detail. The robust HDR processing pipeline is fine-tuned to manage real-time processing demands without compromising performance. Moreover, with a focus on low power consumption and optimal performance, the Camera ISP for HDR is structured to support modern multimedia applications. Its integration ensures seamless adaptability to various camera modules while maintaining efficiency in energy usage, making it indispensable for manufacturers aiming to deliver distinguished imaging experiences.
A versatile decoder, the logiJPGD facilitates simultaneous decoding of up to four HD video channels adhering to the JPEG standard Baseline DCT. It is ideal for applications in video over IP, ensuring precise decompression across AMD's All Programmable SoC and FPGA platforms.<br><br>Its ability to manage multiple video streams efficiently makes it a preferred choice in broadcasting, surveillance, and any field requiring robust video data handling. With its emphasis on maintaining video integrity across multiple channels, the logiJPGD supports detailed and accurate video reproduction.<br><br>This IP core positions itself as a cornerstone for multi-stream video processing, offering exceptional decompression capabilities tailored to modern digital video applications. Its integration into existing systems facilitates enhanced functionality without compromising system performance.
The Stellar Packet Classification Platform is a high-performance network solution tailored to enhance the efficiency and security of digital communications. Designed for FPGAs, this platform offers ultra-fast search capabilities using sophisticated lookup rules derived from complex Access Control List (ACL) and Longest Prefix Match (LPM) methodologies. It's engineered for applications that require robust filtering, swift data routing, and highly reliable network security operations. Capable of processing hundreds of millions of lookups per second, Stellar enables carrier-grade performance across diverse operational scopes. Its extensive rules engine can manage millions of complex protocols, ensuring that data packets are accurately classified and routed, mitigating latency and enhancing data throughput. Live update capabilities further allow the system to adapt to evolving network conditions, ensuring continuous optimization. The platform suits demanding applications in areas such as IPV4/6 address lookups, routing tables, and intricately layered network firewalls. For organizations focused on security, it serves as a defensive mechanism against DDoS attacks and similar threats, ensuring components of critical infrastructure remain secure while maintaining seamless data flow. Its dynamic nature makes it indispensable for high-reliability systems in contemporary digital frameworks.
The Bit Chains IPs support diverse communication protocols offering flexible bandwidth and modulation options. Designed to handle both short and long frames, these chains support LTE categories, making them adaptable for varied network conditions and enhancements requiring customizable solutions.
The LDPC (Low-Density Parity-Check) Encoder/Decoder is an advanced error correction solution designed to enhance data reliability. By encoding data into codes that can be efficiently decoded to recover from errors, this technology significantly improves the robustness and reliability of data communication systems. It is particularly useful in scenarios involving high data rates and long transmission distances. This encoder/decoder stands out due to its ability to handle complex data correction tasks while maintaining low computational overhead. Its design is optimized for incorporation into ASIC and FPGA environments, making it a practical choice for diverse applications, including telecommunications and data storage solutions. The LDPC technology's strength lies in its high correction capability, which effectively reduces the error rate across various channel conditions. LDPC Encoder/Decoder ensures high performance by employing advanced algorithms that maximize data throughput without compromising data integrity. Its integration into current communication systems provides a significant boost in reliability and efficiency, making it indispensable in modern digital transmission systems where signal clarity and accuracy are critical.
BTREE's 3DNR Image Processing IP is essential for enhancing image clarity through advanced three-dimensional noise reduction techniques. This technology is integral in removing visual noise while preserving important details in images or video streams. The platform's sophisticated algorithms analyze temporal and spatial information to distinguish noise from the actual signal, significantly improving visual quality. Primarily utilized in video applications, this IP is beneficial in situations with low-light conditions or where high frame rates are necessary. With the ability to operate efficiently in real-time processing, BTREE's 3DNR ensures consistency and clarity in each frame, making it suitable for security systems, video conferencing technologies, and mobile computing devices. Efficiency is a core advantage of this IP, as it focuses on delivering high-quality outputs with minimal energy use, supporting a wide range of camera and digital media applications. Its implementation not only reduces motion distortion but also enhances the overall image performance, enabling sharper and clearer visual displays.
With the increasing speed of serial links, the need for efficient forward error correction (FEC) has become paramount to maintain data integrity over lossy mediums. CoMira's Error Correction technology addresses this by implementing various FEC algorithms that optimize data recovery functionality in high-speed Ethernet applications. Drawing from standards such as the 802.3 Ethernet, CoMira's FEC solutions incorporate both FireCode and Reed Solomon methods. These are pivotal for applications such as 100GBASE-KR4 and 50GBASE-R2, providing substantial gains in error correction performance. The IP architecture ensures seamless integration with CoMira's UMAC, enhancing overall system efficiency. Significantly, CoMira's FEC cores can be deployed standalone, or as part of the UMAC configuration, which adds to their flexibility. By allowing error correction processes to be bypassed when necessary, these cores reduce latency, further optimizing their operation for use in Ethernet and beyond.
The Reed Solomon Encoder/Decoder is a robust error-correcting solution that plays a critical role in maintaining data integrity across transmissions. Known for its reliability, this technology is widely used in communication systems, ensuring data accuracy even in the presence of noise or interference. It operates by encoding the original data into a redundant format that can be decoded to correct any errors during transmission, safeguarding the data's quality. Widely applicable in both digital television broadcasting and data storage applications, the Reed Solomon algorithm provides a balance between data redundancy and correction capability. Its implementation in ASICs and FPGAs is streamlined, offering designers the flexibility to incorporate it into various technological frameworks. This adaptability is key to its success in environments where data precision is paramount. With a focus on efficiency, the Reed Solomon Encoder/Decoder is designed to be energy-efficient and processor-friendly, minimizing its impact on system resources while maximizing performance. Its proven track record makes it an indispensable tool in error-prone transmission environments, preserving the integrity and quality of the information it processes.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!