TwinBit Gen-2 builds upon the foundation of its predecessor by supporting more advanced process nodes from 40nm to 22nm. Like the Gen-1 version, it is integrated into CMOS processes without necessitating additional masks or processing steps. This technology incorporates the novel Pch Schottky Non-Volatile Memory Cell, facilitating ultra-low-power operation.
With the Gen-2, users gain access to a memory solution that handles both programming and erasing effectively through controlled hot carrier injection. This is achieved through intelligent cell bias manipulation, ensuring optimal performance. The process of hot-hole and hot-electron generation is finely distributed to maintain integrity during both program and erase operations.
TwinBit Gen-2 is specifically advantageous for applications that demand ultra-low-power memory solutions. Its structure caters well to IoT and automotive applications where energy efficiency and reliability are paramount. Maintaining compactness and efficiency, this IP further enhances NSCore's portfolio in serving advanced technological requirements.
