All IPs > Interface Controller & PHY > IEEE1588
The IEEE1588 Interface Controller & PHY is a crucial category of semiconductor IPs designed for applications that require high precision time synchronization across networked devices. This suite of technologies is essential for various sectors, including telecommunications, industrial automation, and data centers, where accurate time alignment can significantly improve system performance and reliability.
These semiconductor IPs facilitate precision timing protocols by enabling devices to synchronize their clocks down to nanosecond-level accuracy. IEEE1588, also known as the Precision Time Protocol (PTP), plays a vital role in timing-critical applications like financial trading systems, smart grids, and connected car infrastructures. By integrating IEEE1588 interfaces and physical layer IPs, designers can create systems capable of robust time synchronization, essential for minimizing latency and ensuring the seamless operation of networked devices.
Products within this category typically include PHY modules and interface controllers that manage the physical layer connectivity and protocol handling required for IEEE1588 compliance. These IPs support various network topologies and standards, allowing for flexible implementation across a wide range of hardware environments. This scalability is particularly beneficial for network operators who need to maintain precise timing across complex, multi-vendor networks.
Moreover, utilizing IEEE1588 Interface Controller & PHY semiconductor IPs can lead to significant improvements in system efficiency and performance. By enabling accurate and reliable clock synchronization, these technologies help reduce the likelihood of system errors, data loss, and service interruptions. For companies interested in building cutting-edge time-sensitive applications, adopting IEEE1588-compliant solutions is a strategic investment in achieving superior network performance and user satisfaction.
TTTech's Time-Triggered Ethernet (TTEthernet) is a breakthrough communication technology that combines the reliability of traditional Ethernet with the precision of time-triggered protocols. Designed to meet stringent safety requirements, this IP is fundamental in environments where fail-safe operations are absolute, such as human spaceflight, nuclear facilities, and other high-risk settings. TTEthernet integrates seamlessly with existing Ethernet infrastructure while providing deterministic control over data transmission times, allowing for real-time application support. Its primary advantage lies in supporting triple-redundant networks, which ensures dual fault-tolerance, an essential feature exemplified in its use by NASA's Orion spacecraft. The integrity and precision offered by Time-Triggered Ethernet make it ideal for implementing ECSS Engineering standards in space applications. It not only permits robust redundancy and high bandwidth (exceeding 10 Gbps) but also supports interoperability with various commercial off-the-shelf components, making it a versatile solution for complex network architectures.
The SerDes PHY is a high-performance solution designed to facilitate high-speed data transmission within sophisticated data infrastructures. Offering support for various signaling options from 28G to 224G, this PHY is engineered to provide reliable, high-bandwidth communication required by next-generation AI and data centers. With the highly adaptable architecture, it ensures seamless integration into multiple designs including those that require long reach and very short reach plus options. Its design emphasis is on achieving low latency and high reliability, making it indispensable in environments demanding maximum uptime and efficiency. Incorporating cutting-edge mixed signal DSP technology, the SerDes PHY can effectively manage high data rates, making it ideal for switch fabric ASICs, AI ASICs, and machine learning applications. The underlying technology is manufactured on advanced process nodes, which enhances both the performance and power efficiency of the solutions. Through its innovative design, the SerDes PHY supports a range of applications that include interconnecting AI clusters, supporting cloud infrastructures, and enhancing hyperscale networking systems. It stands out for its ability to support seamless operation at various data rates, ensuring future-proofing for scaling AI and data center demands. Utilizing this PHY can enable the development of high-performance, optimized solutions that push the boundaries of current technological capabilities.
The eSi-Crypto suite by EnSilica is a comprehensive collection of cryptographic IP cores designed for both ASIC and FPGA architectures, aiming for minimal resource consumption while ensuring high throughput. A key component within this suite is the True Random Number Generator (TRNG), which adheres to NIST 800-22 standards and is offered as a hard macro in target technologies. Its configurable options are tailored to balance resource efficiency with throughput, making it essential for robust encryption solutions. These IP cores are available as stand-alone modules or integrated with AMBA APB/AHB or AXI bus interfaces.\n\nThe suite supports a variety of cryptographic algorithms such as CRYSTALS Kyber, CRYSTALS Dilithium, elliptic curve cryptography (ECC/ECDSA), RSA, AES, SHA1/SHA2/SHA3, ChaCha20, Poly1305, and TDES/DES. These diverse implementations can be tailored for specific use cases, including high-throughput core configurations ideal for applications like V2X communications. Additionally, the suite's ECC/ECDSA capabilities provide secured digital signature mechanisms, critical for applications requiring stringent data integrity and authenticity.\n\nEnSilica's dedication to cryptographic excellence is further evidenced in their sophisticated handling of secure web-server implementations. By leveraging their ultra-low-power accelerators, particularly for algorithms like ChaCha20 and Poly1305, eSi-Crypto reduces computational overhead while optimizing security performance. This makes the suite a preferred choice for customers seeking efficient and reliable cryptographic solutions across varied technology platforms.
The BlueLynx Chiplet Interconnect system provides an advanced die-to-die connectivity solution designed to meet the demanding needs of diverse packaging configurations. This interconnect solution stands out for its compliance with recognized industry standards like UCIe and BoW, while offering unparalleled customization to fit specific applications and workloads. By enabling seamless connection to on-die buses and Networks-on-Chip (NoCs) through standards such as AMBA, AXI, ACE, and CHI, BlueLynx facilitates faster and cost-effective integration processes. The BlueLynx system is distinguished by its adaptive architecture that maximizes silicon utilization, ensuring high bandwidth along with low latency and power efficiency. Designed for scalability, the system supports a remarkable range of data rates from 2 to 40+ Gb/s, with an impressive bandwidth density of 15+ Tbps/mm. It also provides support for multiple serialization and deserialization ratios, ensuring flexibility for various packaging methods, from 2D to 3D applications. Compatible with numerous process nodes, including today’s most advanced nodes like 3nm and 4nm, BlueLynx offers a progressive pathway for chiplet designers aiming to streamline transitions from traditional SoCs to advanced chiplet architectures.
The JESD204B Multi-Channel PHY from Naneng Microelectronics is designed to meet the rigorous demands of high-speed data transmission. Featuring a data rate capability of up to 12.5Gbps, this physical layer multi-channel interface supports a wide array of applications requiring reliable and efficient data transfer. Its versatile architecture ensures seamless integration into complex systems, providing robust performance benefits in the field of data communications. A comprehensive design enhances usability and flexibility, allowing customization for specific industrial needs. This PHY is particularly adept in high-density environments, ensuring precision synchronization across multiple channels, critical for signal integrity in today's intricate electronic ecosystems. Furthermore, the solution's efficient layout allows for ease of interoperability with existing infrastructure, reducing integration costs and time-to-market for end-users. This makes the JESD204B Multi-Channel PHY an attractive choice for enterprises aiming for optimal performance in digital communication systems without compromising efficiency.
Naneng Microelectronics offers a versatile Universal High-Speed SERDES capable of operating in a broad range of speeds from 1Gbps to 12.5Gbps. This SERDES is engineered to provide seamless and agile data transmission, underpinning critical communications infrastructure in various applications. The high-speed capabilities of this serializer/deserializer underline its suitability for high-performance networking solutions. Its flexible deployment options make it an ideal candidate for integration in a variety of system architectures, promoting a balance between speed and signal integrity. The design includes robust features to counter signal degradation and maintain the integrity of transmitted data, ensuring reliable operation across extensive data networks. Support for high data rates ensures this SERDES component meets and exceeds industry standards, delivering enhanced data throughput and supporting next-generation electronic systems. With adaptability at its core, the Universal High-Speed SERDES exemplifies comprehensive technological solutions in the semiconductor industry.
The MIPITM SVRPlus2500 provides an efficient solution for high-speed 4-lane video reception. It's compliant with CSI2 rev 2.0 and DPHY rev 1.2 standards, designed to facilitate easy timing closure with a low clock rating. This receiver supports PRBS, boasts calibration capabilities, and offers a versatile output of 4/8/16 pixels per clock. It features 16 virtual channels and 1:16 input deserializers per lane, handling data rates up to 10Gbps, making it ideal for complex video processing tasks.
The MIPITM SVTPlus-8L-F is a cutting-edge serial video transmitter designed for FPGAs. This transmitter adheres to CSI2 rev 2.0 and DPHY rev 1.2, featuring 8 lanes and capable of handling data rates of up to 12Gbps. It's engineered for high-performance video applications, boasting robust processing capabilities. Its support for advanced transmission protocols ensures seamless integration and compatibility with a wide range of video systems.
The SMPTE ST 2059 IP core serves an essential role in synchronizing audio and video systems across networks, centered around the generation of deterministic timing signals as outlined in SMPTE standards. This IP provides alignment of video and audio signals to a shared time base, achieved through the use of precise timing protocols like IEEE 1588 Precision Time Protocol (PTP). In the realm of professional AV and broadcasting, accurate timing is critical, and the ST 2059 IP core is designed to integrate seamlessly within existing infrastructures, supporting 1G, 10G, 25G, and even 100G Ethernet networks, ensuring high compatibility across various data speeds. The core comes equipped with capabilities for multiple output reference clock generation and customizable synchronization setups, aligning with network speed independency across different environments. The AIP-ST2059 allows for the integration of genlocked SDI equipment with newer IP-based media technology. By supporting both PTP-aware and non-PTP network devices, it ensures versatility and simplifies deployment within mixed network environments. This adaptability is reinforced by the support for multiple programmable outputs and the ability to operate independently of network speeds, thus broadening its application scope in diverse setups.
TimeServo is a sophisticated System Timer IP Core for FPGAs, providing high-resolution timing essential for line-rate independent packet timestamping. Its architecture allows seamless operation without the need for associated host processor interaction, leveraging a flexible PI-DPLL which utilizes an external 1 PPS signal, ensuring time precision and stability across applications. Besides functioning as a standalone timing solution within an FPGA, TimeServo offers multi-output capabilities with up to 32 independent time domains. Each time output can be individually configured, supporting multiple timing formats, including Binary 48.32 and IEEE standards, which offer great flexibility for timing-sensitive applications. TimeServo uniquely combines software control via an AXI interface with an internal, logically-heavy phase accumulator and Digital Phase Locked Loop mechanisms, achieving impressive jitter performance. Consequently, TimeServo serves as an unparalleled solution for network operators and developers requiring precise timing and synchronization in their systems.
Secure Protocol Engines by Secure-IC focus on enhancing security and network processing efficiency for System-on-Chip (SoC) designs. These high-performance IP blocks are engineered to handle intensive security tasks, offloading critical processes from the main CPU to improve overall system efficiency. Designed for seamless integration, these modules cater to various applications requiring stringent security standards. By leveraging cryptographic acceleration, Secure Protocol Engines facilitate rapid processing of secure communications, allowing SoCs to maintain fast response times even under high-demand conditions. The engines provide robust support for a broad range of security protocols and cryptographic functions, ensuring data integrity and confidentiality across communication channels. This ensures that devices remain secure from unauthorized access and data breaches, particularly in environments prone to cyber threats. Secure Protocol Engines are integral to designing resilient systems that need to process large volumes of secure transactions, such as in financial systems or highly regulated industrial applications. Their architecture allows for scalability and adaptability, making them suitable for both existing systems and new developments in the security technology domain.
With an emphasis on performance, the MIPITM SVTPlus2500 is a robust 4-lane video transmitter adhering to CSI2 rev 2.0 and DPHY rev 1.2 standards. It facilitates timing closure with its low clock rating and supports PRBS for precise data management. The transmitter can handle 8/16 pixel inputs per clock and offers programmable timing parameters. Equipped with 16 virtual channels, this IP is engineered for high-speed video transmission.
The UDP Offload Engine is an advanced FPGA IP Core tailored for high-speed communication needs, supporting a wide spectrum of Ethernet speeds ranging from 10 GbE to 400 GbE. It efficiently manages the UDP protocol stack offloading UDP operations from software to hardware, which significantly enhances data throughput and minimizes processor utilization. This IP core adheres to established UDP/IPv4 standards, incorporating advanced features like checksum computation, segmentation, reassembly, and L4 UDP multicast pre-selection, making it exceptionally suitable for high-performance network environments where efficiency and reliability are paramount. Its compatibility with industry-standard Ethernet MACs facilitates seamless integration into existing network architectures. Designed to support Super-Jumbo Frames and featuring an arbitrary datagram PDU limit up to 64K Bytes, the UDP Offload Engine delivers a robust solution for network and communication applications, prominently reducing overhead and providing swift yet reliable data transfer capabilities beneficial for modern networking tasks.
Time-Sensitive Networking (TSN) from TTTech represents a significant advancement in industrial communication, offering precise timing and deterministic data delivery across network systems. This IP aids sectors ranging from aerospace to automotive by providing robust time-synchronization and schedule-aware communication networks. The core advantage of TSN lies in its detailed timing protocols, including time synchronization (IEEE 802.1AS), time-aware scheduling (IEEE 802.1Qbv), and frame replication (IEEE 802.1CB), ensuring that critical data packets are transmitted with high precision and reliability. These characteristics render TSN an essential component for applications requiring uninterrupted and synchronized data flows, especially in autonomous industrial automation and vehicular network systems. TTTech's TSN solutions extend across several domains; they are available for microcontrollers, SoCs, and network switches, offering flexible and scalable integration capabilities. The solution is reinforced by a comprehensive software stack and network scheduling tools, enhancing its applicability in designing next-generation connected systems.
The second-generation MIPITM SVRPlus-8L-F is a high performance serial video receiver built for FPGAs. Complying with CSI2 revision 2.0 and DPHY revision 1.2 standards, it supports 8 lanes and 16 virtual channels, offering efficient communication with 12Gbps data throughput. This receiver comes with features like 4 pixel output per clock, calibration support, and communication error statistics, making it suitable for high-speed video transmission and processing applications.
The TimeServoPTP is an advanced system timer designed for FPGAs that enhances the capabilities laid out by the standard TimeServo, incorporating an IEEE 1588v2 PTP compliant ordinary clock implementation directly into the FPGA hardware. This solution enables both 1-step and 2-step synchronization with external network time masters, facilitating precise timekeeping with minimal drift. This single-component solution operates independently, providing accurate synchronized time across different network applications. It supports a variety of output configurations, adapted for unique user requirements, each capable of outputting a distinct pulse per second at designated times according to user-supplied clocks. Operating with atomic resolution, the TimeServoPTP is equipped with sophisticated logical controls and a Gardner Type-2 Digital Phase Locked Loop, making it ideal for distributed systems where precise timekeeping is essential. Designed with high compatibility, it functions across leading FPGA devices from Intel and Xilinx, ensuring wide feasibile deployment across technological environments.
InnoSilicon's 56G SerDes Solution offers a remarkable balance of high data rates and power efficiency, making it a go-to choice for state-of-the-art digital communication systems. This high-speed serial interface is designed to meet the increasing demand for bandwidth in data-intensive applications, ensuring robust performance in networking and data transmission. This SerDes solution supports multiple protocols, providing versatile usage across different platforms and architectures. It is engineered to handle high-speed data processing, essential for modern telecommunication systems and advanced networking solutions, delivering minimal jitter and power consumption. The solution provides exceptional flexibility in integration, effectively supporting a variety of higher-end systems for optimized data delivery. InnoSilicon has structured this product to aid in the seamless transition of telecommunication infrastructures to newer, more demanding protocols, ensuring future-proofing and long-term viability.
The MIPITM CSI2MUX-A1F is an innovative video multiplexor designed to manage and aggregate multiple video streams effortlessly. It supports CSI2 rev 1.3 and DPHY rev 1.2 standards, handling inputs from up to four CSI2 cameras and producing a single aggregated video output. With data rates of 4 x 1.5Gbps, it is optimal for applications requiring efficient video stream management and consolidation.
Korusys' SMPTE 2059-2 Synchronization solution offers a comprehensive, high-accuracy hardware synchronization for video equipment leveraging IP networks. It generates precise timing signals crucial for both audio and video systems, ensuring seamless integration in professional environments. The solution is fully compliant with IEEE1588v2 standards, and supports both 2059-1 and 2059-2 frameworks, delivering a holistic timing solution through an integrated software and hardware approach.
Deterministic Ethernet is a pivotal technology by TTTech for ensuring precise data communication in critical environments such as aerospace. Certified chip components for Ethernet networking enable the deployment of highly dependable connections, leveraging standards like ARINC 664 Part 7. Widely utilized in TTTech's integrated circuits, this technology facilitates time-triggered Ethernet (TTEthernet) or time-sensitive networking (TSN) connectivity, adding deterministic capabilities to standard Ethernet links. Thanks to its structured timing protocols, Deterministic Ethernet ensures that data packets are delivered with minimal delay variation, vital for applications where timing precision is essential. This predictable data flow enhances the reliability of network communications within avionics, providing the assurance required for safety-critical systems. The technology's implementation in FPGA solutions allows customers to tailor Ethernet integration to their specific system needs, further extending its application beyond the aviation industry to sectors like energy, where robust, high-performance data networks are indispensable.
The FireSpy Bus Analyzer by DapTechnology is a powerful tool designed for thorough analysis and diagnostic capabilities within the IEEE-1394 and Mil1394 protocols. Designed for aerospace applications, it offers comprehensive solutions for bus monitoring with advanced modules that support multiple bus configurations, including single, triple, and multi-bus setups. Enhanced by a suite of protocol modules, it facilitates high-precision testing and monitoring through various use cases. One of the key features of the FireSpy is its ability to support multiple IEEE-1394 buses, making it suitable for complex aerospace projects. The tool is indispensable for its detailed analysis capabilities, helping engineers troubleshoot and optimize data transmission systems. As a product matured over generations, it represents the cutting-edge in IEEE-1394 technology, providing unparalleled insight and reliability over multiple protocols. With its Gen4 lineup, the FireSpy introduces new functionalities like extended interfaces and scalability options, catering to evolving bus analysis demands. It is a testament to DapTechnology's commitment to providing advanced tools for aerospace projects, ensuring performance, reliability, and precision in fast-paced industry environments.
DapTechnology's FireCore is a suite of PHY and Link Layer solutions, meticulously crafted for the IEEE-1394 and AS5643 interfaces. These products are engineered to push beyond standard limitations, supporting data transmission speeds from S100 to S3200. FireCore integrates seamlessly into various systems, extensively tested within DapTechnology's FireSpy analyzers, setting a new standard for data capture and analytical precision in high-speed environments. Each FireCore product is built to meet distinct IEEE-1394b-2008 and AS5643 requirements, with customization options that cater to specific project needs. The Link and PHY layers provide sophisticated features like bit error injection and testing, allowing for precise monitoring and quality assurance in data transmission. This flexibility ensures that FireCore solutions are suited for cutting-edge applications, meeting the rigorous demands of modern avionics. Beyond performance, FireCore focuses on ease of integration, providing configurable host interfaces and robust data processing features. These capabilities facilitate streamlined data management, supporting high-level test and integration systems necessary for defense and aerospace industries. The suite represents DapTechnology’s ongoing commitment to advancing IEEE-1394 and AS5643 technologies through groundbreaking solutions that anticipate the future needs of these sectors.
The GigE Vision Device Core from Euresys is an essential FPGA IP core designed to facilitate high-speed data transfer in machine vision applications. This core is compatible with FPGA platforms, enhancing system connectivity capabilities. Its architecture addresses the demanding needs of modern vision systems by providing robust support for Gigabit Ethernet, which is essential for transmitting large volumes of image data efficiently. By leveraging the features of this core, businesses can enable seamless communication between cameras and processing units. The core is developed to meet the standards of the GigE Vision protocol, which helps ensure interoperability with various vision systems around the globe. Users can expect a compact yet powerful solution that delivers flexibility and efficiency across different operational environments. The GigE Vision Core provides essential building blocks for designing systems that require reliable and high-bandwidth data communication. Embedded within FPGA hardware, this IP core helps achieve optimal performance in applications requiring high-speed image data transmission. Furthermore, the core's integration capabilities with a variety of FPGA devices make it ideal for systems that demand extensive customization and scalability. This IP core is tailored for enhancing modern manufacturing processes, quality inspections, and automated vision systems in industries striving for high throughput and precision.
The IEEE1588 PTP solution by Korusys is an extensive network stack fully compliant with IEEE1588v2 standards, capable of handling sophisticated time synchronization tasks across networked systems. This solution supports a vast array of up to 4000 slave devices and includes network and simulation tools for enhanced customization and testing. Designed for scalability and reliability, it is adaptable to various operational requirements, providing robust synchronization for diverse applications.
The Platform-Level Interrupt Controller (PLIC) by Roa Logic is a comprehensive solution for managing interrupt signals in sophisticated and large-scale computing environments. Compatible with RISC-V platforms, it is fully parameterised and offers an efficient means to handle and prioritize multiple interrupt sources. The PLIC's design emphasizes scalability and flexibility, allowing developers to adapt the module for a wide range of system requirements. The PLIC supports a configurable number of interrupt sources, each with customizable priority levels. This enables a tailored approach to the handling of critical interrupts, ensuring that high-priority tasks receive immediate attention. It serves as an essential building block for systems that demand precise and reliable interrupt management, making it indispensable in complex processor environments. With its easy integration into existing RISC-V platforms, the PLIC provides a seamless upgrade to traditional interrupt controllers. Its high level of adaptability ensures that it can be calibrated to complement specific system architectures, enhancing performance in varied operational scenarios.
FireTrac is an advanced AS5643 interface card that represents DapTechnology's prowess in handling Mil1394 data processing. It is engineered to be the industry-standard platform for simulation and testing solutions, providing sophisticated tools for developers in the aerospace sector. This product is highly valued for its simulation capabilities, which are critical in developing robust aerospace communication systems. The card supports advanced data encapsulation and decapsulation processes, which are vital for high-fidelity signal integrity in modern avionics. Its integration into systems allows for seamless IEEE-1394 communication, proving indispensable in testing and simulation environments. FireTrac cards also feature a variety of connectivity options, helping to ensure compatibility across different hardware setups. DapTechnology's FireTrac offers a comprehensive testing framework and is integral to projects where high-quality and reliable Mil1394 implementations are required. Its global recognition stems from its flexibility and powerful processing capabilities, making it a go-to choice for aerospace and defense projects around the world.
The Korusync IEEE1588 PCIe Card is a specialized synchronization card compliant with PTPv2 protocols, designed for precise telecom and networking applications. Although it has reached end-of-life status for small quantities, it remains available for larger orders. Featuring an Ethernet port and SMA connectivity, this card generates a super-accurate software clock essential for maintaining synchronization across telecommunication networks. Its design targets high-precision network environments where accuracy is critical for operational success.
NetTimeLogic's NTP Products encompass a robust high-performance NTP server designed to synchronize over 100,000 clients from a single server setup. In addition to this server, a simple SNTP client is provided for easy integration into various systems. This product ensures consistent time distribution throughout a network, maintaining time harmony across multiple devices and applications. NTP Products are crafted to handle the intricacies of network time synchronization, combating latency, and offering resilience against network disruptions. These products are perfect for environments where accurate timekeeping is critical, such as in financial services, data centers, and industrial operations. With their design, they support IPv4 and IPv6 protocols, ensuring compatibility with a wide range of infrastructure setups. The server's ability to manage a high volume of requests efficiently makes it ideal for large-scale implementations where multiple endpoints need synchronized timelines.
The PTP Products by NetTimeLogic offer a comprehensive range of solutions based on the IEEE 1588 standard for precision time protocol operations. The set includes various configurations such as the PTP Ordinary Clock, PTP Grandmaster Clock, PTP Transparent Clock, and PTP Hybrid Clock. Each of these configurations serves distinct functions within a network, providing the necessary tools for achieving precise time synchronization across different systems. The PTP cores are designed to operate seamlessly in both isolated and networked environments, ensuring synchronization even in complex setups. They allow for high precision and low-latency time distribution, essential for applications demanding accurate time coordination. The implementation of PTP Products enhances the overall efficiency of the network by facilitating accurate data logging, event scheduling, and process coordination. By integrating these products, users benefit from a robust solution capable of maintaining time consistency over extensive network infrastructures.
Designed for ultra-high search performance, the Stellar Packet Classification Platform plays a crucial role in FPGA environments where the sorting and management of network traffic is required. It uses intricate access control lists (ACL) and longest prefix match (LPM) methodologies to execute complex rule-based searches. This platform supports workloads of hundreds of millions of lookups per second, with key capabilities ranging from 25Gbps to over 1Tbps. This high-speed search functionality is enhanced by support for extensive rule sets and live updates, ensuring the platform remains adaptive to real-time data and network demands. The technology's ability to handle up to 480b keys further underlines its suitability for network-intensive solutions. Its applications span a wide sphere, from 5G infrastructure and BNG setups to firewall and anti-DDoS systems. For environments needing robust IPv4/v6 address lookups and efficient routing, the Stelllar Platform provides a comprehensive solution for maintaining high reliability and security within modern data-intensive contexts.
Arkville is a formidable FPGA Gen5 PCIe DMA IP solution engineered to facilitate seamless data transfer between FPGA logic and host memory at remarkable speeds of up to 60 GBytes/s (480 Gbps) bidirectionally. This high-efficiency conduit substantially reduces CPU core utilization, obliterates the need for memory copies, and ultimately refines overall system efficiency. The IP core supports widespread industry-standard APIs for zero-copy user space memory handling, catering extensively to both hardware and software engineers involved in data production and consumption. This advanced data mover offers trusted and reliable PCIe DMA offload capabilities, facilitating rapid market deployment of FPGA-based packet processing solutions. By embracing modern standards such as DPDK and AXI, Arkville ensures compatibility across a broad spectrum of use cases. Vendor agnostic in its RTL support, Arkville caters to both Intel/PSG and AMD/Xilinx FPGA devices, further extending its versatility. Beyond its intrinsic features, the Arkville solution comes with a comprehensive suite of example designs, providing users with a solid foundation upon which they can build customized solutions. These examples showcase various network configurations, from multi-port scenarios to high-speed single-port operations, highlighting Arkville's adaptability to evolving packet processing requirements.
The Time Sensitive Network (TSN) IP Core by LeWiz Communications is designed to deliver precise, fault-tolerant networking capabilities for mission-critical and space applications. It offers scalability from 1Gbps to 10Gbps, featuring advanced functions such as Babbling Protection and Anti-Masquerading for secure and reliable communication. Utilizing an AXI standard interface, this IP core ensures an easy and seamless integration process with existing systems, enhancing both its usability and functionality. LeWiz has tailored this TSN IP Core to cater to environments where consistent network delivery and timing precision are vital. Its scalability makes it an ideal solution for high-stakes environments within aerospace and defense sectors, where maintaining regular communication and data integrity is imperative. Additionally, the IP core supports various fault-tolerant measures, reducing the potential for network failures and ensuring continuous operation. Designed to comply with stringent industry standards, this IP core can be configured to support a range of virtual links or data streams, aligning with specific customer requirements. Its comprehensive support for time-sensitive applications positions it as a powerful tool in the development of sophisticated networking solutions, providing enhanced reliability and security across complex systems.
The FireLink Basic is designed to enhance IEEE-1394b-2008 and AS5643 data handling, offering essential Link Layer solutions tailored for straightforward aerospace applications. It provides a solid foundation for high-speed data transmission through a robust interface framework that supports basic to intermediate complexity projects. This product is ideal for projects where foundational Link Layer capabilities are sufficient yet reliability cannot be compromised. FireLink Basic facilitates effective data communication and processing, ensuring that system benefits are realized even in simpler applications. It is engineered to be adaptable, offering users the capability to easily integrate it within their existing setups. With FireLink Basic, DapTechnology continues to deliver dependable and efficient tools for those who require fundamental solutions for Mil1394 and IEEE-1394b engagements. It sets an entry point for exploring advanced configurations at a later stage, maintaining the balance between functionality and simplicity.
Prime among the offerings from NetTimeLogic, the PPS Products include a variety of pulse per second (PPS) configurations essential for precise time marking in synchronization systems. This suite comprises the PPS Master, PPS Slave, and a PPS Clock to PPS Generator system. Each configuration is engineered meticulously to provide ultra-precise time signals, essential in applications such as GPS-based systems, telecommunications, and time-aware networking devices. The PPS Master system serves as the primary source of time pulses, enabling alignment across networks, while the PPS Slave and Clock configurations ensure these pulses are distributed and converted reliably. The technology underpins numerous timing-sensitive processes, ensuring minimal deviation and maximal accuracy across operations. Leveraging these products ensures continuity of operations that depend on precise event timing, from data transfer to signal modulation tasks.
NetTimeLogic's TOD Products are designed for precise, networked time-of-day synchronization using protocols like NMEA 0183, UBX, TSIP, and ESIP. This product line includes the TOD Master and TOD Slave components, facilitating accurate time of day distribution and synchronization across diverse platforms and devices. Both components work in tandem to ensure that time signals generated by the TOD Master are precisely decoded and synchronized by the TOD Slave, maintaining harmony across various network endpoints. TOD solutions are essential for systems requiring precise timekeeping capabilities, such as broadcasting networks, financial trading systems, and telecommunications. Through reliable operation in both master and slave capacities, the TOD products provide a foundation for maintaining time accuracy across a wide range of digital ecosystems. They ensure that time-critical applications benefit from synchronized time data, thereby enhancing efficiency and coordination.
The DCF Products from NetTimeLogic include both Master and Slave configurations tailored for DCF77 time code applications. The DCF Master generates the DCF signal for precise time synchronization over wired connections, while the DCF Slave is adept at reading these signals to keep systems accurately synced. These components are particularly useful in European regions, where DCF77 is a standard for time signal transmission. They provide the backbone for highly synchronized operations across various industries, ensuring all networked devices follow a central time standard. The deployment of these products is vital for systems requiring unwavering timing precision, such as broadcast timing, railway scheduling, and more. By delivering accurate timing solutions, the DCF Products ensure seamless operation and coordination across time-sensitive environments, aligning closely with Europe's stringent timekeeping standards.
The IRIG Products offered by NetTimeLogic are pivotal for networks needing meticulous time coding capabilities. Including both IRIG Master and IRIG Slave configurations, these products support the IRIG standard for distributing precise time codes over various media. The IRIG Master provides a centralized time source, facilitating synchronized time distribution across devices and systems, whereas the IRIG Slave receives and translates these signals, ensuring internal clocks remain synonymous with the master source. These products are indispensable in environments such as military, aerospace, and other industries where timing accuracy is paramount. By integrating these IRIG solutions, users ensure robust time code generation and dissemination, enabling seamless operation across complex networks. The IRIG suite enhances a network's capability to manage large-scale, time-sensitive operations with confidence.
The 10G TSN Ethernet Switch is engineered to handle high-speed networking efficiently, supporting 10/100/1000Mbps and 10Gbps using standard interfaces. It facilitates precision synchronization with IEEE 802.1AS and IEEE 1588, while incorporating advanced QoS, VLAN configurations, and Spanning-Tree protocols.
Clock Products by NetTimeLogic are a suite of solutions focusing on maintaining and generating precise clock signals for various applications. Within this range, there are Adjustable Clocks, Signal Generators, Frequency Generators, and Sine Wave Frequency Generators. Each of these components plays a crucial role in managing frequency and timing within electronic systems. The Adjustable Clock allows for customization of clock frequencies, which is crucial for testing and development phases in tech projects. Moreover, the Signal and Frequency Generators are used for producing stable and reliable signals needed in telecommunications, audio processing, and other digital systems requiring absolute time signal integrity. Meanwhile, the Sine Wave Frequency Generator is specifically designed for systems needing synchronized sine wave signals, like in audiovisual equipment or complex distributed systems. These products ensure that all system components remain accurately timed, facilitating flawless operation and processing within various domains.
The 1G MTSN - Multiport TSN Switch is designed for robust time-sensitive networking with support for 10/100/1000Mbps speeds. It includes RMII, MII, GMII, RGMII interfaces and optional serialized interfaces like SGMII and QSGMII. The switch synchronizes with IEEE 802.1AS and supports IEEE 1588 precision timing.
FireCore Basic by DapTechnology offers essential PHY and Link Layer solutions tailored for the IEEE-1394b-2008 and AS5643 standards. Focused on providing fundamental functionalities, FireCore Basic maintains core features needed for basic high-speed data transfer projects and is an excellent starting point for projects requiring reliable PHY and Link Layer integration. This solution supports a range of transmission speeds, including S100 to S3200, and ensures robust performance in data processing. It forms the backbone of many aerospace applications where Mil1394 is used, offering stability and consistency in data streams. Additionally, FireCore Basic is designed for ease of use, providing configurable options that make it adaptable for different project needs. The simplicity of FireCore Basic does not compromise on quality, providing users with the necessary tools for accurate and efficient data transmission. Its commitment to IEEE-1394 standards makes it a dependable option for initial Mil1394 integrations, providing the essential features required for effective data handling and system communication.
FireCore GPLink by DapTechnology enriches the IEEE-1394b-2008 and AS5643 standards, especially designed for applications needing greater processing power and versatility. Providing top-tier PHY and Link Layer solutions, it supports cutting-edge transmission speeds up to S3200 while offering built-in AS5643 features for advanced projects. The GPLink variant includes extended features beyond the basic offering, such as advanced error monitoring and expanded configurability, making it suitable for high-precision data handling. Its comprehensive set of tools ensures project adaptability and simplifies the integration process across various complex aerospace applications. DapTechnology has ensured that with FireCore GPLink, the emphasis is placed on reliability and performance, providing aerospace and defense sectors with the necessary toolkit to meet evolving technology standards. Its ability to handle demanding data integrity and processing needs marks it as an essential resource for those dealing with mission-critical Mil1394 data processes.
The FireCore Extended offers enhanced PHY and Link Layer solutions for IEEE-1394b-2008 and AS5643 interfaces, designed to go beyond basic implementations. It supports high data transmission speeds up to S3200, providing advanced functionality for complex aerospace and defense projects where robust data handling and precision are necessary. This solution comes with added features such as extended OHCI support, built-in AS5643 functions, and configurable host interfaces, which are critical for high-speed data applications. It also includes error detection capabilities, further enhancing data integrity across complex systems. The FireCore Extended is crucial for projects that demand meticulous data analysis and processing. Versatile in its nature, the FireCore Extended caters to applications where more sophisticated data pathways and processing power are required. It extends the operational value of both IEEE-1394 and AS5643 standards applications, making it a vital part of DapTechnology’s IP offerings, particularly for advanced technological demands in modern avionics.
The FireLink GPLink solution by DapTechnology is engineered for applications requiring advanced link layer solutions under the IEEE-1394b-2008 and AS5643 standards. It is tailored for high-performance environments where exceptional data integrity and processing power are mandatory. This product offers all the features of standard link layer technologies, plus additional support for extensive error monitoring and advanced data management capabilities. These improvements enhance system reliability and adaptability, crucial for fulfilling demanding avionics and aerospace project requirements. Designed with flexibility in mind, FireLink GPLink can support high-complexity projects seamlessly integrating into sophisticated test and measurement systems. Its emphasis on error correction and robust data processing ensures it remains a significant asset for any enterprise aiming to exploit the full potential of advanced data link technologies in modern aviation.
FireLink Extended advances the interface solutions for IEEE-1394b-2008 and AS5643 standards, designed for high-level aerospace and defense applications requiring sophisticated data link capabilities. Providing enhanced OHCI support and extended interface solutions, it is suited for projects that need intricate data processing and management. With a focus on high-speed data handling, FireLink Extended supports advanced configurations that integrate seamlessly into larger system architectures. It offers users robust link layer integration with enhanced configurability, ensuring that the demanding requirements of aerospace technologies are met. This solution is powered by advanced error detection and data analytics tools. For projects that encompass complex data structures and high transmission rates, FireLink Extended is an essential selection. It underscores DapTechnology's commitment to delivering sophisticated and reliable tools that elevate the standards for IEEE-1394 and Mil1394 data handling, making it a crucial part of any project looking to leverage next-generation link interfaces.
RTC Products from NetTimeLogic consist of master components that enable synchronization with an external, battery-backed real-time clock. These products are key in applications where long-term timekeeping accuracy is required, even during power outages or network downtimes. The RTC master allows for time synchronization that can be maintained independent of the network status. This is crucial in systems where continuous operation and accurate timekeeping are mandatory, such as in avionics, telecommunications, and data centers. By utilizing external battery-backed RTC systems, these products ensure that devices retain accurate time data over extended periods. The RTC Products are designed to interface seamlessly with existing network infrastructure, providing a reliable backbone for time-sensitive operations needing constant and persistent time accuracy.
The ETSN - TSN EndPoint is tailored for time-sensitive networking environments, equipped to deliver high-precision timing synchronization. It supports multiple interfaces, including MII, GMII, RGMII, and serialized options. Designed for versatile applications, it ensures reliable data transmission in high-speed networks.
The FireGate solution represents DapTechnology's commitment to pushing IEEE-1394 and AS5643 capabilities further, explicitly focusing on boosting bus speeds and data throughput. It caters to applications needing enhanced data transmission capacities, supporting speeds beyond the S800 range to meet S1600 and S3200 thresholds. FireGate revolutionizes how high-speed data is processed and handled, offering users significantly improved transmission reliability and efficiency. It includes built-in error detection and correction features that ensure data integrity over extensive and rigorous testing environments common in aerospace and defense industries. This product underscores DapTechnology's innovative approach to network solutions, focusing on providing state-of-the-art bus technologies that drive efficiency and performance enhancements. FireGate is integral for applications that demand cutting-edge speed and reliability, paving the way for next-generation IEEE-1394 engagements in avionics.
The Ultra Low Latency 10G Ethernet MAC developed by LeWiz Communications is engineered to support ultra-fast data processing with minimized latency, a critical requirement for high-frequency trading and other latency-sensitive verticals. Optimized for applications requiring rapid data throughput, this Ethernet MAC does away with the need for an external PHY, leading to a more streamlined and efficient setup. Crafted for both ASIC and FPGA implementations, it leverages robust design architecture to offer a direct, low-latency data path that is essential for demanding network environments. This solution supports 10GbE implementations and is ideal for telecom, data centers, and financial services where every microsecond of delay could translate into significant financial loss. With its focus on delivering minimal latency, the Ultra Low Latency 10G Ethernet MAC supports rapid data exchange while ensuring reliable network communication. It provides users with a powerful tool for building advanced network systems that require immediate data transfer and excellent system interoperability, making it invaluable for enterprises that prioritize speed and efficiency in their digital infrastructure.
The SMPTE 2110-22 RTP Subsystem IP Cores are designed to facilitate low-latency, high-fidelity video transport over IP networks using the SMPTE 2110 protocol. This advanced technology enables precise streaming of JPEG XS compressed videos, ensuring high-quality media through consistent and reliable transmission paths. Supporting both standardized and custom configurations, these IP cores are adept at handling a range of broadcast resolutions and frame rates, from HD to 4K and higher. They ensure real-time operation crucial for professional broadcast environments where maintaining synchronization and low delay is paramount. This is achieved through support for RTP payload format alignment, integrating error processing, and network traffic optimization. The IP cores are built to be highly compatible and can be seamlessly integrated into existing network infrastructures, enhancing workflow efficiency while reducing bandwidth load. This makes the IP solution perfect for live production scenarios, remote broadcasting, and any application where minimized latency and dynamic bitrate control are necessary. By allowing for the addition of optional layers such as encryption, the SMPTE 2110-22 IP cores ensure that media is both efficiently transmitted and kept secure.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
No credit card or payment details required.
Join the world's most advanced AI-powered semiconductor IP marketplace!
It's free, and you'll get all the tools you need to advertise and discover semiconductor IP, keep up-to-date with the latest semiconductor news and more!
Plus we'll send you our free weekly report on the semiconductor industry and the latest IP launches!