All IPs > Memory & Logic Library
The Memory & Logic Library category in our semiconductor IP catalog offers a comprehensive range of intellectual property that is essential for creating efficient and high-performance semiconductor solutions. This category is pivotal for designers who require reliable and optimized components to be integrated into a wide array of electronic products.
Key offerings within this category include Embedded Memories, I/O Libraries, and Standard Cells, each playing a critical role in the functionality of integrated circuits (ICs). Embedded Memories are vital for storing data within semiconductor chips, ranging from simple storage solutions to complex memory architectures that support high-speed operations. These are used in everything from microcontrollers for consumer electronics to high-end processors for enterprise-grade applications.
I/O Libraries, on the other hand, provide the necessary interface between the semiconductor device and the outside world. They encompass a wide variety of input/output configurations and technologies, ensuring efficient communication and data transfer is maintained across the chip's interfaces.
Finally, Standard Cells form the building blocks of digital circuits. They provide pre-designed, pre-verified logic functions that simplify the design process, increase reliability, and reduce time to market. Standard cells are integral in the design of ASICs (Application-Specific Integrated Circuits) and other custom logic devices. Our Memory & Logic Library category thus enables semiconductor engineers to access a diverse set of IPs crucial for modern electronics design and innovation.
The A25 processor model is a versatile CPU suitable for a variety of embedded applications. With its 5-stage pipeline and 32/64-bit architecture, it delivers high performance even with a low gate count, which translates to efficiency in power-sensitive environments. The A25 is equipped with Andes Custom Extensions that enable tailored instruction sets for specific application accelerations. Supporting robust high-frequency operations, this model shines in its ability to manage data prefetching and cache coherence in multicore setups, making it adept at handling complex processing tasks within constrained spaces.
Dolphin Technology provides an extensive range of standard cell libraries that are critical for any SoC design project. These libraries include over 5,000 fully customizable cells, each precisely crafted to optimize speed, power, density, and routability. The standard cells are verified in silicon and designed for use across various process technologies, making them an ideal choice for a wide range of applications. The standard cell libraries support various process nodes such as 6-track, 7-track, and up to 14-track configurations, suitable for everything from high-performance to ultra-high density applications. Dolphin Technology’s standard cell IP offerings include Multi-VT (SVT, HVT, LVT) and multi-channel options, enabling flexibility in design to accommodate the specific needs of semiconductor projects. These cell libraries are tailored to support high-performance computing, provide efficiency in wafer yield, and ensure optimal SoC pricing. This high degree of customization, coupled with a focus on power and density, offers excellent options for semiconductor professionals aiming to create high-performance designs efficiently and cost-effectively.
Dolphin Technology offers a comprehensive range of memory IP products, catering to diverse requirements in semiconductor design. These products include a variety of memory compilers, specialty memory, and robust memory test and repair solutions such as Memory BIST. Designed to meet the demands of contemporary low-power and high-density applications, these IPs are built to work across a broad spectrum of process technologies. Advanced power management features, like light and deep sleep modes and dual rails, enable these products to tackle even the toughest low-leakage challenges. What sets these products apart is their flexibility and adaptability, evident in the support for different memory types and process nodes. Dolphin Technology’s memory IPs benefit from seasoned design teams that have proven their mettle in silicon across several generations. Thus, these IPs are not only versatile but also reliable in serving a wide variety of industry needs for technology firms worldwide. Clients can expect memory solutions that are fine-tuned for both power efficiency and performance. Additional capabilities such as power gating cater to ultra-low power devices while achieving a high level of device integration and compatibility. The specialized focus on low noise and rapid cycle times makes these memory solutions highly effective for performance-driven applications. These features collectively make Dolphin Technology’s memory IP an invaluable asset for semiconductor designers striving for innovation and excellence.
Ziptilion BW is engineered to deliver a remarkable 25% additional LPDDR bandwidth at the standard operating frequency and power levels. This increase translates into a substantial performance upgrade for System On Chips (SoCs), allowing for more efficient data processing and reduced energy usage. By accelerating memory bandwidth, it's ideally suited for high-performance applications demanding rapid data access and minimal latency.
NRAM Technology by Nantero represents a significant leap forward in memory technology, utilizing carbon nanotubes to create non-volatile memory that outperforms traditional solutions. This technology is designed to combine the speed and durability of DRAM with the non-volatility of flash, providing a much-needed enhancement in performance and efficiency. One of the core strengths of NRAM is its ability to function in extreme conditions, maintaining data integrity without the need for constant power. Its low power requirements make it an ideal choice for a variety of applications, ranging from consumer electronics to high-performance computing infrastructures. Furthermore, NRAM's inherent scalability ensures that it can be seamlessly integrated into existing manufacturing processes with minimal disruption, offering a path forward for industries looking to enhance their memory capabilities without prohibitive costs. Its versatility and robustness continue to make it a highly attractive alternative to current memory technologies.
The AHB-Lite Memory component from Roa Logic offers an efficient solution for implementing on-chip memory accessible by an AHB-Lite-based master. This module is designed to manage data storage and retrieval efficiently, playing a vital role in the data handling capabilities of integrated systems. Fully parameterized, it allows developers to tailor the memory configuration to suit specific needs, facilitating the creation of designs that are both space-efficient and high-performance. Its implementation focuses on reducing access latency, thereby enhancing the throughput of data operations within various system environments. Supporting a wide range of applications, this memory IP is available to developers under a non-commercial use license, providing opportunities to explore its potential in prototype and experimental designs. Its adaptability makes it a cornerstone for any project requiring reliable and robust on-chip memory solutions.
The AndeShape Platforms are designed to streamline system development by providing a diverse suite of IP solutions for SoC architecture. These platforms encompass a variety of product categories, including the AE210P for microcontroller applications, AE300 and AE350 AXI fabric packages for scalable SoCs, and AE250 AHB platform IP. These solutions facilitate efficient system integration with Andes processors. Furthermore, AndeShape offers a sophisticated range of development platforms and debugging tools, such as ADP-XC7K160/410, which reinforce the system design and verification processes, providing a comprehensive environment for the innovative realization of IoT and other embedded applications.
xcore.ai is a versatile platform specifically crafted for the intelligent IoT market. It hosts a unique architecture with multi-threading and multi-core capabilities, ensuring low latency and high deterministic performance in embedded AI applications. Each xcore.ai chip contains 16 logical cores organized in two multi-threaded processor 'tiles' equipped with 512kB of SRAM and a vector unit for enhanced computation, enabling both integer and floating-point operations. The design accommodates extensive communication infrastructure within and across xcore.ai systems, providing scalability for complex deployments. Integrated with embedded PHYs for MIPI, USB, and LPDDR, xcore.ai is capable of handling a diverse range of application-specific interfaces. Leveraging its flexibility in software-defined I/O, xcore.ai offers robust support for AI, DSP, and control processing tasks, making it an ideal choice for enhancing IoT device functionalities. With its support for FreeRTOS, C/C++ development environment, and capability for deterministic processing, xcore.ai guarantees precision in performance. This allows developers to partition xcore.ai threads optimally for handling I/O, control, DSP, and AI/ML tasks, aligning perfectly with the specific demands of various applications. Additionally, the platform's power optimization through scalable tile clock frequency adjustment ensures cost-effective and energy-efficient IoT solutions.
SkyeChip's Configurable I/O technology offers a flexible interface capable of supporting signaling up to 3.2 GT/s. It adapts to multiple I/O standards including LVDS, HCSL, and SSTL, providing a broad range of voltage compatibility from 1.1V to 1.5V. This adaptability renders it ideal for diverse electronic systems requiring high-speed communication capabilities.
Silvaco's Embedded Memory Compilers are designed to meet the dynamic needs of modern semiconductor applications. These compilers enable the generation of various memory architectures that are vital for high-performance computing and device functionality. Incorporating cutting-edge technology, they support a wide range of process nodes, thereby offering flexibility and scalability for developers and designers. The compilers are fitted with an array of tools that enhance integration, customization, and optimization, ensuring the development of tailored memory solutions for specific project requirements.
The LEE Flash G1 is designed to cater to cost-sensitive embedded flash applications, leveraging a simple SONOS architecture that scales efficiently down to 40nm. This flash technology is perfect for moderate memory capacity needs, typically up to several hundred kilobytes, making it suitable for automotive and power-sensitive tasks. The G1 Flash supports a wide temperature range, enhancing its viability for extreme automotive requirements and ensuring long-term data retention stability. One of the standout features of the LEE Flash G1 is its power efficiency, characterized by low power consumption during program and erase cycles. This efficiency is achieved through Fowler-Nordheim tunneling technology, drastically minimizing power requirements compared to traditional methods. Furthermore, this technology simplifies the integration of flash memory by requiring only 2 to 3 additional masks, reducing the overall cost and complexity of chip fabrication. Operating on a standard CMOS logic process without altering the SPICE model, LEE Flash G1 allows for the re-use of existing IPs and design assets, offering a path to cost savings and simplifying design processes. The G1's architecture also shortens baking and testing times, significantly cutting down on chip production costs while maintaining quality and reliability under rigorous conditions.
The Secure OTP (One-Time Programmable) solution by PUFsecurity elevates standard OTP technology by integrating anti-fuse memory and robust encryption techniques, ensuring the high-level protection of sensitive data. This sophisticated approach allows for secure data storage and management, even under duress from advanced attack methodologies. Secure OTP transforms how critical data like encryption keys and configuration states are stored, enabling devices to maintain data integrity during storage and transit. By encapsulating both physical macro implementations and digital RTL designs with intuitive control, Secure OTP allows seamless integration into a host of applications while safeguarding against unauthorized data extraction. The integration of diverse interface protocols makes Secure OTP adaptable to a wide range of industrial requirements. It stands as a robust defensive measure in the face of modern threats, offering reliability in an era where secure data storage solutions are more important than ever.
Cache MX provides an enhanced cache compression solution, effectively doubling cache capacity. It achieves this with an impressive 80% savings in both area and power, compared to traditional SRAM capacity. This solution allows for high-efficiency memory usage, optimizing both energy consumption and performance across varied applications. It is specially designed to boost the overall efficiency of data centers by reducing overheads associated with standard memory usage.
The YouDDR solution offered by Brite Semiconductor is a comprehensive sub-system that includes a DDR controller, PHY, and I/O. This solution is meticulously crafted to support various DDR technologies like LPDDR2, DDR3, LPDDR3, DDR4, and LPDDR4/4x, with data transfer rates ranging from 667Mbps to 4266Mbps. YouDDR is equipped with advanced dynamic self-calibration logic (DSCL) and dynamic adaptive bit calibration (DABC) technologies. These advancements allow for automatic adjustment to variations such as process, voltage, and temperature (PVT) changes, ensuring robust performance across different conditions. The system also supports training sequences for both read and write operations, ensuring optimized signal integrity and data accuracy. Brite's YouDDR technology guarantees high speed and low power consumption, making it ideal for applications requiring fast memory access and energy efficiency. Its design is highly flexible, supporting multiple configuration options to meet diverse application needs, including different interface types like AXI and AHB. These features make it particularly well-suited for use in high-performance computing systems, consumer electronics, and network systems where quick data retrieval is paramount. The YouDDR IP provides significant advantages over competing products due to its small area and power-efficient design. It also incorporates a comprehensive set of verification tools and support for seamless integration into larger system designs. This makes it a valuable asset for designers seeking a reliable and efficient memory subsystem with proven performance in varied industry applications.
iModeler simplifies the creation of process design kits (PDKs) for passive devices with rapid model synthesis across various nodes. Leveraging full-band 3D electromagnetic simulation, iModeler enhances the speed and accuracy of PDK modeling. The tool integrates seamlessly with Cadence Virtuoso, allowing users to control model parameters and configure complex on-chip passive devices such as inductors and capacitors. With its rich library of templates and dedication to optimizing parametric models, iModeler stands as a vital resource for the efficient and precise design of on-chip passive devices within different process environments.
SRAM, or Static Random-Access Memory, is a critical component in semiconductor design, known for its high-speed data access and reliability. DXCorr’s SRAM solutions are built to maximize performance in a multitude of applications, offering significant advantages in power efficiency and operational speed. These memory arrays are adept at providing the rapid access necessary for high-performance computing environments, paving the way for enhanced data processing and storage capabilities. The flexibility and customizable nature of DXCorr’s SRAM offer clients the ability to tailor capabilities to specific application needs. This makes it an ideal choice for applications requiring low latency and high throughput, such as cache memory in processors and performance-critical applications in telecommunications. Its distinct architecture allows for robust integration into various systems, providing the foundational memory support essential for advanced computing solutions. Designed with leading-edge technology, DXCorr’s SRAM products not only optimize current computing requirements but also anticipate the needs of future technologies. The focus on efficiency ensures reduced power consumption, critical for battery-dependent applications and eco-friendly computing initiatives. SRAM's modular design also facilitates easy scalability, making it a preferred choice for developers aiming to expand functionality and performance consistently.
The APB4 GPIO from Roa Logic provides a highly configurable and user-defined number of general-purpose, bidirectional I/O for integration into digital designs. It is designed to accommodate a wide array of design requirements by supporting flexible parameter settings and easy programmability. Catering to diverse design needs, the GPIO core enables seamless interaction with other components on the APB bus, ensuring reliable performance in managing digital signals. Its design incorporates ease of use and integration to streamline the development process of complex systems. Like other offerings by Roa Logic, this GPIO solution is made available under a non-commercial license for free, promoting accessibility and encouraging innovation among developers working on probing or educational projects. Its modular design, along with robust features, makes it an ideal choice for embedding in both FPGA and ASIC frameworks.
The xT CDx is a sophisticated tumor profiling solution designed to advance precision oncology care for solid malignancies. This assay uses next-generation sequencing to assess alterations in 648 genes, identifying single nucleotide variants, multi-nucleotide variants, and insertions/deletions. It also evaluates microsatellite instability status and serves as a companion diagnostic to explore potential treatment avenues according to specific therapeutic product labeling. Uniquely, xT CDx offers mutation profiling through samplings from both formalin-fixed paraffin-embedded tumor tissues and matched normal samples such as blood or saliva, enhancing diagnostic clarity and treatment direction for patients with solid tumors. The comprehensive report generated includes valuable insights that can inform the personalized treatment path for cancer patients.
RegSpec is a comprehensive register specification tool that excels in generating Control Configuration and Status Register (CCSR) code. The tool is versatile, supporting various input formats like SystemRDL, IP-XACT, and custom formats via CSV, Excel, XML, or JSON. Its ability to output in formats such as Verilog RTL, System Verilog UVM code, and SystemC header files makes it indispensable for IP designers, offering extensive features for synchronization across multiple clock domains and interrupt handling. Additionally, RegSpec automates verification processes by generating UVM code and RALF files useful in firmware development and system modeling.
CodaCache provides a comprehensive solution for enhancing SoC performance through advanced caching techniques, optimizing data access, and improving power efficiency. This last-level cache complements NoC applications by minimizing memory latency and power consumption. Its configurable design offers flexible memory organization, supporting diverse caching requirements and real-time processing. CodaCache is designed to seamlessly integrate with existing SoC infrastructures, accelerating development timelines and enhancing data reusability. It aids in reducing layout congestion and timing closure issues, resulting in better resource management and performance optimization across a range of electronic design applications.
The Digital I/O offerings from Certus Semiconductor are meticulously designed to cater to a wide range of GPIO/ODIO standards involving various protocols such as I2C, I3C, and SPI among others. These solutions support 1.2V, 1.8V, 2.5V, 3.3V, and 5V configurations, ensuring adaptability across numerous nodes and foundries. They boast features such as ultra-low power consumption, minimal leakage, and multiple drive strengths, making them suitable for diverse applications. Advanced Electronic Distribution Systems (ESD) protection is a standout feature, capable of withstanding severe ESD stress way beyond common levels. The design includes comprehensive compliance with popular standards like eMMC, RGMII, and LPDDR, providing robustness in various scenarios. The Digital I/O solutions are engineered to be highly resilient, capable of adapting to challenging environmental and operational conditions while maintaining impressive performance metrics. These digital IO designs are complemented by a strong support for rad-hard applications, designed for high reliability and minimal failure rates even in extreme conditions. Certus's digital IO solutions embody a strategic blend of power efficiency and advanced ESD protection that guarantees exceptional performance across a myriad of implementations.
Designed with adaptability in mind, the FPGA-Modul Artix 7A100T-2C leverages the ARTIX-7 FPGA series from AMD to provide a powerful platform for a variety of applications. Its compact size does not compromise on performance or flexibility, making it suitable for both consumer and industrial applications, ranging from data processing to control systems. The module is equipped with essential components such as SDRAM and Flash memory, facilitating rapid data access and reliable storage options. The FPGA itself provides ample logic cells and DSP slices, allowing it to handle complex computing tasks effectively. These features enable developers to design and implement intricate logic and processing tasks directly on the module. With a rich set of I/O options, the Artix 7A100T-2C is capable of interfacing with numerous peripherals, offering a high degree of integration into existing systems. Its architecture is optimized for low power consumption while maintaining high speed and efficiency, making it suitable for battery-operated or power-sensitive applications.
Analog Bits' I/O solutions are engineered to provide high-quality signaling between integrated circuits, supporting a variety of applications with unparalleled efficiency. These I/Os are optimized for low power consumption and high performance, designed to meet the stringent demands of state-of-the-art electronic devices. The wide array of I/O solutions is tailored to support die-to-die communications with minimal power loss, ensuring swift data exchange processes. These I/O products are implemented on advanced process nodes, guaranteeing their effectiveness in modern semiconductor environments. The expertise of Analog Bits in crafting these solutions ensures that they are highly customizable, adapting seamlessly to diverse client requirements and thereby offering significant improvements in design flexibility. Silicon-proven and trusted across leading foundries, these I/O solutions are at the heart of high-volume semiconductor production. They are particularly effective in applications that demand precise signal transmission and reception, underscoring their vital role in facilitating reliable chip-to-chip communication in various high-tech industries.
Toggle MRAM Technology from Everspin Technologies is a memory solution that melds non-volatility with the high-speed performance of RAM, enabling devices to have an "always-on" capability. This MRAM utilizes a single transistor and a magnetic tunnel junction (MTJ) to ensure high-density storage with excellent reliability and long-term data retention of up to 20 years even under significant thermal stress. This technology is designed to blend seamlessly into existing systems, delivering the speed of SRAM with the durability of non-volatile Flash memory in a single module. Its architecture fortifies data against power interruptions by automatically safeguarding it during voltage dips, making it ideal for essential applications across various sectors. The architecture of Toggle MRAM involves the use of magnetism in electrons to store information, which eliminates the typical wear-out associated with electrical charge memory. The magnetic properties grant it swift read/write capability, combined with robustness and longevity, making it particularly suitable for use in industrial IoT and other demanding environments. This MRAM uses a unique design consisting of a fixed magnetic layer opposite to a free one, separated by a thin dielectric, which helps maintain consistent data integrity. Toggle MRAM is especially advantageous in scenarios where data reliability and quick access times are critical, such as in industrial automation, telecommunications, and aerospace technologies. Its resistance-based read mechanism ensures efficient data retrieval, while its magnetic field writing technique enhances its performance by targeting specific memory locations without disturbing surrounding data. This makes it highly scalable and adaptable for various technological needs, thereby positioning it as a dynamically integrative component in modern architectures.
PUFsecurity's Flash Protection Series extends the security capabilities of their Hardware Root of Trust across an entire SoC, safeguarding a variety of flash memory resources. This series ensures that embedded and external flash memories, like NAND and NOR, are protected from attacks that jeopardize data integrity and privacy. Utilizing the security mechanisms embedded within their Hardware Root of Trust and Crypto Coprocessor, the Flash Protection Series provides a seamless security barrier for system architectures that rely heavily on flash storage for functionality. This security extends beyond the physical hardware to include software assets, ensuring complete system integrity against increasingly sophisticated threats. By applying PUF-based fingerprints across flash components, the Flash Protection Series establishes an expanded secure perimeter within devices. This approach not only protects firmware and sensitive software embedded in chips but also extends the formidable defense mechanisms of PUFcc across the SoC, demonstrating unparalleled security assurance for high-risk applications.
NuRAM Low Power Memory represents a breakthrough in memory technology, utilizing the reliable MRAM architecture to deliver fast access times while significantly reducing leakage power. This IP is a compelling choice for system designs looking to upgrade from traditional SRAM or nvRAM, as well as embedded Flash. Its innovative design allows for substantial size reduction, enabling more efficient memory footprints, which translates into reduced power needs and potentially minimal DDR memory access. Furthermore, the memory can be completely powered down without losing stored data, offering impressive power and latency optimizations that are critical for modern digital systems.
Standard Cell Libraries from Silvaco include robust solutions for custom and semi-custom design processes. These libraries are integral to delivering efficient power management and optimized performance in various semiconductor applications. Leveraging advanced technology nodes, they provide comprehensive support for low power design, making them an excellent choice for projects demanding efficient energy consumption and reliable functionality. They integrate seamlessly with Silvaco's design tools, facilitating a streamlined design and analysis process for high-performance circuits.
aiData introduces a fully automated data pipeline designed to streamline the workflow of automotive Machine Learning Operations (MLOps) for ADAS and autonomous driving development. Recognizing the enormous task of processing millions of kilometers of driving data, aiData employs automation from data collection to curation, annotation, and validation, enhancing the efficiency of data scientists and engineers. This crafted pipeline not only facilitates faster prototyping but also ensures higher quality in deploying machine learning models for autonomous applications. Key components of aiData include the aiData Versioning System, which provides comprehensive transparency and traceability over the data handling process, from recording to training dataset creation. This system efficiently manages metadata, which is integral for diverse use-cases, through advanced scene and context-based querying. In conjunction with the aiData Recorder, aiData automates data collection with precise sensor calibration and synchronization, significantly improving the quality of data for testing and validation. The aiData Auto Annotator further enhances operational efficiency by handling the traditionally labor-intensive process of data annotation using sophisticated AI algorithms. This process extends to multi-sensor data, offering high precision in dynamic and static object detection. Moreover, aiData Metrics tool evaluates neural network performance against baseline requirements, instantly detecting data gaps to optimize future data collection strategies. This makes aiData an essential tool for companies looking to enhance AI-driven driving solutions with robust, real-world data.
The General Purpose Accelerator (Aptos) from Ascenium stands out as a redefining force in the realm of CPU technology. It seeks to overcome the limitations of traditional CPUs by providing a solution that tackles both performance inefficiencies and high energy demands. Leveraging compiler-driven architecture, this accelerator introduces a novel approach by simplifying CPU operations, making it exceptionally suited for handling generic code. Notably, it offers compatibility with the LLVM compiler, ensuring a wide range of applications can be adapted seamlessly without rewrites. The Aptos excels in performance by embracing a highly parallel yet simplified CPU framework that significantly boosts efficiency, reportedly achieving up to four times the performance of cutting-edge CPUs. Such advancements cater not only to performance-oriented tasks but also substantially mitigate energy consumption, providing a dual benefit of cost efficiency and reduced environmental impact. This makes Aptos a valuable asset for data centers seeking to optimize their energy footprint while enhancing computational capabilities. Additionally, the Aptos architecture supports efficient code execution by resolving tasks predominantly at compile-time, allowing the processor to handle workloads more effectively. This allows standard high-level language software to run with improved efficiency across diverse computing environments, aligning with an overarching goal of greener computing. By maximizing operational efficiency and reducing carbon emissions, Aptos propels Ascenium into a leading position in the sustainable and high-performance computing sector.
I-fuse® technology leads the way in non-volatile memory with a non-explosive programming method that avoids thermal disruptions commonly associated with other memory systems. It reduces the footprint by a factor of ten compared to eFuse and can be implemented without extra masks or process steps across multiple foundries. With low programming voltage capabilities (1.1V/1.8V) and high data security features, it provides reliability tested up to 300°C, making it suitable for harsh environmental conditions, especially in automotive applications.
The 16-bit Sigma-Delta ADC is crafted leveraging the advanced 55nm SMIC CMOS technology, tailored for applications requiring high-resolution audio capture and processing. This ADC features programmable gain and a selectable microphone bias, perfect for audio input, with specialized serial interfaces like PDM, I2S, and TDM. Offering a 16KSPS conversion rate and operating with a wide supply voltage range, it handles audio applications with ease, providing exceptional signal-to-noise ratios and efficient power usage. Its compact design not only ensures low current consumption but also facilitates easy integration into diverse audio systems.
SmartMem Subsystem IP enhances ease of use and scalability by optimizing power, performance, and endurance across a variety of memory types, including NuRAM and other MRAM technologies, as well as RRAM, PCRAM, and embedded Flash. This versatile memory subsystem is fully synthesizable and configurable, making it an excellent choice for SOC designs that require customizable compute-in-memory solutions. SmartMem supports high performance in demanding environments, providing essential features for adaptive memory management that greatly improve the deployed memory's operational efficiency and effectiveness. Its value lies in its ability to improve the utility of existing memory technologies while offering a robust framework for new developments.
The LEE Flash G2 represents a cutting-edge evolution from its predecessor, offering enhanced memory capabilities and innovative features that cater to advanced electronic requirements. Built upon the proven architecture of the LEE Flash G1, the G2 version incorporates a clever switch transistor array, allowing for direct integration with logic circuits and enabling non-volatile SRAM functionalities. This design maintains a low power profile by not requiring high voltage for read operations and reduces layout complexity by eliminating isolation areas. This innovative flash solution is capable of supporting memory capacities up to several megabytes, making it ideal for applications that demand larger storage space while prioritizing energy efficiency. The G2 architecture also ensures compatibility with existing CMOS platforms without the need for changes in the SPICE model, facilitating the adoption of G2 technology within existing processes seamlessly. Other notable attributes include its suitability for high-temperature environments and long retention times, positioning it as a reliable option for automotive and industrial applications. The use of few additional masks further minimizes costs and accelerates production cycles, making G2 a cost-efficient choice for next-generation flash memory requirements.
SystemBIST is an advanced product offering from Intellitech that provides a plug-and-play solution for flexible FPGA configuration and embedded JTAG testing. It stands out with its proprietary architecture that allows for efficient, codeless configuration of field-programmable gate arrays (FPGAs) as well as built-in system testing capabilities. SystemBIST is designed to be vendor-neutral, supporting any FPGA or CPLD compliant with the IEEE 1532 or IEEE 1149.1 standards. This design enables robust anti-tamper measures and enhances system reliability by embedding JTAG test patterns directly into PCBs.
Monolithic Microsystems from Imec are revolutionizing how electronic integration is perceived by offering a platform that seamlessly combines microelectronics and microsystems. These systems are engineered to provide high functionality while maintaining a compact footprint, making them ideal for applications in areas like sensing, actuation, and control across a variety of sectors including industrial automation, medical devices, and consumer electronics. The Monolithic Microsystems platform enables the integration of various subsystems onto a single semiconductor chip, thereby reducing the size, power consumption, and cost of complex electronic devices. This not only streamlines device architecture but also enhances reliability and performance by mitigating the interconnect challenges associated with multi-chip assemblies. Imec’s comprehensive resources and expertise in semiconductor manufacturing are harnessed to deliver solutions that meet the rigorous demands of cutting-edge applications. From design to production, the Monolithic Microsystems offer a leap in capability for next-generation devices, facilitating innovations that require robust, integrated microsystem technologies.
The LEE Fuse ZA offers a robust anti-fuse memory solution, optimized for one-time programmable (OTP) applications such as system trimming and memory redundancy setups. This IP eliminates the need for additional manufacturing masks, offering a cost-effective path to integration within wide-ranging process nodes from 180nm down to advanced sub-10nm technologies. Its design, requiring only two or three metal layers, offers flexibility in using upper metal layers for further circuit integration, broadening its applicability across several advanced process technologies. This feature ensures that the LEE Fuse ZA can seamlessly integrate into complex semiconductor environments without the substantial costs usually associated with new IP incorporation. LEE Fuse ZA's support for extensive temperature ranges and long retention periods makes it a valuable resource for automotive standard products requiring severe condition reliability. Its track record spans various manufacturing statuses, making it a mature choice for industries looking for a dependable OTP solution capable of handling modern technology nodes efficiently.
The Ncore Cache Coherent Interconnect is designed to address the challenges of multicore ASICs by ensuring efficient inter-core communication and synchronization within SoCs. It provides a high-bandwidth interconnect fabric, supporting multiple protocols and a range of processor designs, including Arm and RISC-V architectures. This coherent interconnect leverages system scalability and integration ease, meeting the rigorous demands of safety-critical environments like those in automotive applications. Ncore is engineered to reduce complexity and optimize power usage while maintaining high-performance standards, ultimately enhancing reliability in complex multi-core system designs.
The Scan Ring Linker (SRL) is a complete IP module that can seamlessly integrate into complex designs to simplify the development of 1149.1 (JTAG) test infrastructure. This module efficiently links numerous scan rings (secondary paths) into a consolidated high-speed test bus, thereby facilitating independent testing and configuration through a single JTAG interface. It enhances design flexibility and reduces costs while catering to designs that entail elaborate scan chains by negating the need for separate test setups per scan ring.
TwinBit Gen-1 by NSCore is an innovative non-volatile memory solution that leverages electrical erase operations. It offers a memory density ranging from a minimum of 64 bits to a maximum of 512K bits, engineered to perform multiple program/erase cycles without additional masking layers, ensuring cost-effectiveness. The design is compatible with CMOS logic processes, supporting process nodes from 180nm to 55nm, which allows seamless integration into advanced technological environments. Its security features make it suitable for storing security keys and analog trimming data required for specific applications.\n\nThis memory technology emphasizes high endurance, with the ability to endure more than 10,000 program and erase cycles. TwinBit Gen-1’s design mandates no extra masks or process alterations, incorporating a true logic-based approach for non-volatile memory development. It supports a broad spectrum of applications including IoT devices, microcontrollers, field-programmable gate arrays (FPGAs), and application-specific standard products with re-writable firmware.\n\nIn terms of reliability, TwinBit Gen-1 is capable of automotive-grade data retention according to AEC-Q100 standards, making it ideal for applications that require low-voltage and low-power operation. Its built-in testing mechanisms facilitate stress-free verification, ensuring that it only requires conventional test equipment. The memory's durability, combined with cost-efficient production, positions it as an optimal choice for specialized sectors needing flexible memory solutions.
The NVMe Host Controller from iWave Global offers an advanced solution for managing NVMe drive interfaces in computing systems. This controller is designed to facilitate the high-speed data exchange that NVMe drives demand, streamlining operations across data-centric applications. Engineered for scalability and performance, the NVMe Host Controller supports high data throughput, ensuring quick access and transfer of data between storage devices and host systems. Its design caters to the demands of modern computational environments where rapid data retrieval and storage are critical. The controller is integral in systems requiring high-performance storage solutions, and its support for multiple interfaces underscores its adaptability and broad applicability in data-intensive industries such as enterprise storage and high-performance computing.
Everspin's Parallel Interface MRAM is designed to offer a combination of high-speed performance and robust data storage capabilities. Compatible with SRAM, this MRAM supports both 8-bit and 16-bit parallel interfaces, providing data access times of 35 to 45 nanoseconds and handling an endurance beyond conventional limitations. The MRAM architecture ensures data persistence, protecting information against power failure scenarios via integrated low-voltage inhibit circuits that suspend writing operations if voltages go beyond specification limits. Available in multiple configurations ranging from 256Kb to 32Mb, the Parallel Interface MRAM is engineered to meet the demands of various applications needing fast data access and retention, especially in environments where data integrity is paramount. Its comprehensive support for a range of supply voltages (typically around 3.3 volts) and flexible timing specifications allow it to be integrated into diverse system architectures efficiently, catering to the needs of industries like automotive, aerospace, and data-driven infrastructure. This MRAM variant is particularly beneficial for systems that require dependable performance in less-than-ideal conditions — including high-frequency data logging in avionics and harsh automotive environments. The MRAM's quick response times and resistance to electrical fluctuations make it indispensable in maximizing operational reliability, helping to streamline system designs by removing the necessity of additional energy storage or backup components traditionally associated with data safeguarding.
The Rabbit 2000 microprocessor is a compact yet powerful design consisting of 19K gates and supports 100 pins. Tailored for seamless integration across various technologies, this microprocessor offers platform independence that ensures high adaptability in design implementation. It exemplifies a balanced architecture, achieving efficient performance while maintaining modest resource usage, making it ideal for a range of applications requiring robust control and processing capabilities.
Spectral's MemoryIP encompasses a suite of silicon-proven, high-density, low-power SRAMs, built to optimize embedded systems. Offering six core compiler architectures, including Single Port and Dual Port SRAMs, ROM, and Register Files, these designs integrate advanced circuitry to maintain high-speed operations while minimizing power use. The solutions use either foundry or Spectral custom bit cells, ensuring solid performance coupled with spectral capabilities available in source code for further customizability. The MemoryIP is crafted not just for efficiency, but for adaptability, supporting multiple aspect ratios and high-density designs. Features such as separate power rails enhance flexibility and performance optimization across various scenarios. MemoryIP libraries support a full integration view set, easing the implementation process for developers and ensuring seamless compatibility with modern CMOS processes. This product line is also distinguished by the integration of SpectralTrak™ technology, which dynamically monitors environmental changes to safeguard critical memory operations. With options for deep customization and licensing, Spectral MemoryIP remains a versatile choice for fabless companies and foundries seeking a foundational memory library that delivers performance and efficiency.
DRAM modules are essential components used in a range of electronics, from gaming machines to medical devices. Avant's DRAM offerings are particularly noted for their compliance with JEDEC standards, which ensures interoperability and reliability across different systems and environments. Available in various configurations and designed to manage both low voltage and high power demands, Avant's DRAM caters to industrial, commercial, and consumer needs. Their embedded series of DIMMs offers extensive options, enabling a wide application spectrum, including use in point-of-sale and automation systems.
EverOn offers a silicon-proven Single Port Ultra Low Voltage (ULV) SRAM solution, providing up to 80% dynamic power savings and up to 75% static power reductions when operated within its voltage range of 0.6V to 1.21V. This high-performing SRAM meets the needs of cutting-edge applications, with cycle times as low as 20MHz at its minimum voltage, scaling up to over 300MHz. Its innovation lies in achieving remarkable power reductions while maintaining flexibility for applications in wearables and IoT, ensuring that devices remain functional across a wide range of power conditions.
The Stream Buffer Controller is engineered to provide a robust solution for managing data streams in Intel and AMD FPGAs, acting as a bridge to memory-mapped DMA. Its major function is to buffer data in external memory, essentially creating a virtual FIFO capable of handling up to 4 GB of data. The controller is notable for its ability to handle 16 independent streams, each configurable in terms of buffer size and operation mode, including FIFO, Write, Read, or ROM modes. This IP core is designed for seamless integration thanks to its AMBA AXI4-Stream interfaces, supporting easy access to external memory. Additionally, the design facilitates the development of standalone systems with VHDL-based stream configuration without the necessity of a CPU. Its adaptability provide ready-made solutions for data acquisition and image processing tasks, requiring precise data flow management. With features like data width conversion and a vendor-independent implementation, the Stream Buffer Controller is highly adaptable for a range of tasks including test and measurement applications, making it a versatile component in modern FPGA design workflows.
RAAAM's GCRAM technology revolutionizes on-chip memory by offering significant enhancements over traditional SRAM. It facilitates up to a 50% reduction in silicon area and a dramatic tenfold drop in power consumption, translating into significant cost savings for chip manufacturing. Utilizing a standard CMOS process, GCRAM requires no additional masks, maintaining production simplicity while extending the benefits of Moore's law. This makes it an ideal choice for applications in AI, ML, AR/VR, automotive, and high-performance computing sectors.
The LEE Flash ZT is engineered for automotive and industrial environments where high temperature and durability are critical. What sets the LEE Flash ZT apart is its zero additional mask requirement, significantly reducing manufacturing costs and enabling rapid integration within existing product lines. Its ability to maintain data retention over 20 years at 125°C demonstrates its reliability in demanding applications. Lee Flash ZT supports a wide range of use cases, making it ideal for precision trimming, parameter storage, and sensor integration in high-performance electronic devices. It leverages FN tunneling to achieve ultra-low power during program and erase cycles, which not only cuts down operation costs but also accelerates testing and final product release. Its compact form factor and compatibility with standard CMOS processes allow companies to re-use existing designs and IPs, eliminating the need for bespoke development efforts. This adaptability combined with its performance characteristics makes it a viable solution for manufacturers looking to enhance their product lines without incurring substantial initial investments or production delays.
PermSRAM is a sophisticated nonvolatile memory macro designed to operate on standard CMOS platforms, spanning process nodes from 180nm to 28nm and beyond. It supports a wide variety of nonvolatile memory functions, including a one-time programmable ROM and a pseudo multi-time PROM with exceptional multi-page configuration capabilities. The memory sizes range from 64 bits to 512Kbits, making it highly versatile for various applications. It features a non-rewritable hardware safety lock, specifically for secure code storage, ensuring data integrity and security.\n\nPermSRAM's robust design supports security code storage, program storage, and analog trimming, among other applications. It also provides features like gamma correction and chip ID management, making it suitable for complex tasks. The memory benefits from a compact silicon area, being tamper-resistant due to its invisible charge trap mechanism. Its built-in self-test circuits ensure seamless testing environments and all bits can be tested using conventional test equipment. Furthermore, it offers automotive-grade data retention capabilities, functioning optimally under high temperatures.\n\nCustomers benefit from its cost-efficiency, as it does not require a charge pump for read operations, which simplifies the design and lowers costs. The product's compatibility with conventional test strategies and its suitability for high-temperature environments make it an ideal choice for automotive applications and other demanding industrial uses.
The BCD Technology platform enables the development of robust power management solutions. It combines the strengths of Bipolar, CMOS, and DMOS processes, allowing for efficient power handling and high voltage endurance. This technology is pivotal in creating compact, integrated solutions for power conversion and control, especially beneficial in automotive and industrial applications. BCD Technology provides a versatile foundation for designing power components that require high density and efficient thermal management. This results in components that are not only more reliable but also more energy-efficient. Utilizing this technology, designers can achieve superior performance in miniaturized form factors, meeting the stringent demands of today’s electronic applications. Through its advanced integration capabilities, BCD technology expands the possibilities for innovative power management systems. Suitable for a wide range of voltage and power conditions, it supports the creation of multifaceted designs that are both cost-effective and resource-efficient, addressing the evolving needs of global electronics markets.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!