Is this your business? Claim it to manage your IP and profile
The CodaCache Last-Level Cache by Arteris provides an optimized caching solution to enhance SoC performance by actively managing memory-related issues like latency and power efficiency. With its configurable architecture, CodaCache allows SoC developers to fine-tune cache settings to unlock performance potential in scenarios requiring intensive data reuse and access. By addressing optimization and integration demands, CodaCache plays a pivotal role in easing challenges such as scalability, timing closure, and layout congestion. This IP effectively supports seamless communication and software integration through AXI support, facilitating efficient data handling. CodaCache capacitates system enhancement with its features, including flexible physical organization, performance monitoring, and cache partitioning. Incorporating it in conjunction with FlexNoC and FlexWay networks, it aids in delivering composite solutions that meet the high-performance requirements of sophisticated SoC designs while simultaneously reducing development time and risk.
Ncore Cache Coherent Interconnect from Arteris is a sophisticated NoC interconnect solution engineered to tackle the multifaceted challenges of designing modern multi-core ASICs. Ncore's architecture supports various protocols and processors, including Arm and RISC-V, to foster more efficient inter-core communication, power optimization, reliability, and safety in complex SoCs. The IP is especially lauded for its ability to maintain comprehensive coherence for cached processors and I/O coherency, adapted for accelerators and different component communications within the SoC. It also supports ISO 26262 standards for functional safety compliance, making it a prime candidate for use in safety-critical applications. Noteworthy features include true heterogeneous coherency integrated with AMBA CHI and ACE support, making it ideal for creating high-performance, flexible SoC designs that address stringent safety and power consumption concerns. Additionally, Ncore enables advanced configuration of snoop filters, quality of service management, and debugging capabilities, thereby optimizing power usage and integration complexity. The flexibility in topologies and robust support for various coherent agents make Ncore an invaluable asset for SoC developers seeking modular, scalable design options for diverse applications.
FlexNoC Interconnect by Arteris is a groundbreaking physically aware network-on-chip (NoC) interconnect technology designed to facilitate faster SoC creation and deployment. It offers a state-of-the-art backbone for on-chip communication, supporting a wide variety of semiconductor design needs across dynamic market sectors. Integrating this technology can remarkably shorten the system's turn-around time by up to five times compared to manual iterations, thereby boosting efficient design completions. FlexNoC's architecture is formulated using an intelligent combination of elementary components, which are adeptly merged via sophisticated algorithms and a user-friendly GUI, allowing flexible topology creation. It supports an extensive range of SoC scales, seamlessly integrating source-synchronous communications and virtual channels. This results in superior performance with broad bandwidth capabilities, especially in driving on-chip data flow and interfacing with off-chip memory. Key features of the FlexNoC include automatic assistance for timing closure, visual integration on floorplans, and multi-clock/power domains. With multi-protocol capabilities aligning with AMBA standards, it facilitates quality of service (QoS), security, and in-system debugging, thereby aligning with the stringent requirements of modern semiconductor designs. The FlexNoC interconnect is a crucial tool for developers aiming at high-frequency, low-latency, and reduced power consumption within their SoC projects.
FlexWay Interconnect is a premier entry-level network-on-chip (NoC) IP by Arteris, specifically tailored for cost-effective and low-power applications, such as IoT edge devices and microcontrollers (MCUs). As part of the Flex family, FlexWay combines powerful algorithms and a user-friendly interface to create highly effective NoC designs suited for small to medium-scale SoCs, emphasizing efficiency and scalable designs. FlexWay leverages its simple to medium complexity scalability to adapt to embedded applications, ensuring performance without compromise on power efficiency. It encompasses multi-clock/power/voltage domains with unit-level clock gating, robust multi-protocol support, and integrated system simulation and verification support. Moreover, it supports AMBA 5, facilitating effective QoS management. This solution further enhances SoC development with its automated workflow, providing improved productivity and early error detection, facilitated through platforms like Magillem Connectivity. With a focus on reducing power consumption, die area, and verification efforts, FlexWay stands out as a comprehensive NoC IP solution for developers. This interconnect is ideal for the design teams aiming to navigate timing, scalability, and power challenges efficiently.
Magillem 5 Registers feature a unique 'single source of truth' application to manage the intricate processes involved in SoC hardware/software integration. The platform leverages IP-XACT standards to streamline register management and HW/SW integration challenges in large-scale SoCs, accentuating an efficient design and compliance process. This tool facilitates the swift automated implementation of register designs, reducing time-to-market and ensuring that all stakeholders in the design process maintain updated and synchronized data. Support for customizable generators and automation extends across numerous standard and custom formats, fostering seamless integration and synchronization across hardware, software, and documentation domains. Magillem 5 Registers excel in minimizing errors and enhancing early design validation, ensuring consistency and thorough data verification early in the design process. By bolstering design teams with these capabilities, it allows for efficient and painless register design and implementation, aligning with the highest industry standards.
Magillem Connectivity by Arteris is a robust solution for managing the integration of complex SoC designs through streamlined automation and comprehensive handling of detailed design data. Built to address the latency and complexity challenges inherent in SoC design, it provides a unified approach to integration, enabling design teams to maintain superior accuracy and efficiency. This tool simplifies the packaging and instantiation of IPs, ensuring error-free connectivity and offering significant improvements in design productivity. By employing a standards-based approach, leveraging IP-XACT, it supports large-scale designs with thousands of instance configurations, ultimately resulting in a reduced design cycle and improved predictability. Through its hierarchy manipulation capabilities and built-in automation, Magillem Connectivity optimizes and ensures high-quality designs, effectively cutting development time by up to 30% for large designs. Additionally, it aligns hardware and software interfaces, optimizing netlists and supporting various design flows, which allows developers to focus on innovation over integration woes.
CSRCompiler from Arteris is designed to streamline the creation of a robust hardware/software interface foundation. Utilizing the CSRSpec language, this tool allows designers to generate complete register design solutions while maintaining cross-functionality between hardware, software, and documentation. The CSRCompiler system enhances productivity by enabling teams to manage design trajectories from a single source specification, adhering to a stringent design ecosystem that ensures all stakeholders can access a unified data landscape. It supports extensive input formats and provides augmented error checks, ensuring high-quality outputs across hardware and software domains. CSRCompiler is particularly agile, allowing rapid and adaptive specification adjustments across large design structures, which facilitates real-time resolution of potential discrepancies. This tool's unified approach helps designers address both new and legacy system demands, resulting in high-capacity, reliable, and consistent RTL generation and integration.
Harmony Trace by Arteris is a state-of-the-art traceability and quality management solution that encourages enhanced data intelligence throughout the SoC design cycle. By ensuring comprehensive integration across tools and ensuring compatibility with industry leaders like IBM DOORS and Atlassian Jira, it facilitates seamless design artifact management and optimizes the certification process for SoC projects. With its sophisticated bidirectional mapping capabilities and cross-domain design linking, Harmony Trace strengthens system reliability and safety of SoCs by offering comprehensive ISO 26262 certification support and boosting system quality. Its integration capability across multiple platforms guarantees smooth transitions and minimal workflow disruptions. The tool uses advanced semantic algorithms for efficient data extraction, augmenting the quality and insights available to developers. Parametric customization enhances its capacity to meet specific organizational needs, further streamlining project workflows and assuring quicker time-to-market for high-quality SoC products.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
