Find IP Sell IP AI Assistant Chip Talk About Us
Log In

ASICS World Services

ASICS World Services is a leading design house recognized for its expertise in ASIC and FPGA design. The company is proficient in a plethora of domains such as networking, CPUs, DSPs, interface, and storage controllers, offering robust solutions for encryption and decryption as well as visualization. With a rich history spanning many years, ASICS World Services stands as a testament to reliability, boasting the loyalty of a clientele from which over 80% return for additional services, underlining their satisfaction and trust in the company's capabilities. Incorporating a wide array of design specialties, ASICS World Services is dedicated to empowering its clients with the tools to excel in the fast-paced tech environment. Its comprehensive offerings in design, verification, synthesis, and FPGA prototyping ensure that every project from start to finish meets the highest standards of quality and precision. Beyond design, the company also excels in providing manufacturing test vectors alongside complete prototype solutions. A pioneer in the industry, ASICS World Services continues to spearhead innovation and expertise. The company's journey includes achieving notable milestones like SATA compliance and USB 2.0 HS-OTG certification. Participating in programs like Xilinx AllianceCORE further solidifies its commitment to industry standards and innovations, making it a go-to resource for high-end ASIC design and fabrication. Read more

Is this your business? Claim it to manage your IP and profile

7
IPs available

USB 3.0 Device Core

The USB 3.0 Device Core is designed to facilitate high-speed data transfer in a compact and efficient footprint. Supporting SuperSpeed USB performance at 5Gbit/s, the core integrates a DMA engine and PIPE interface, ensuring smooth handling of data streams across various endpoints. This solution offers full duplex operation, essential for contemporary data-intensive applications. With support for up to 16 configurable endpoints, the core caters to a range of transfer types, including bulk, control, interrupt, and isochronous. Its flexibility and compact design make it a cost-effective choice for applications aiming to meet modern USB standards without sacrificing performance. Efficiently designed for ease of integration, the USB 3.0 Device Core ensures compliance with existing systems, enhancing connectivity capabilities of devices and ensuring they leverage state-of-the-art USB functionalities smoothly.

ASICS World Services
22 Views
USB
View Details

SAS Recorder IP

The SAS Recorder Core is engineered to offer a seamless solution for high-speed data recording, making it a crucial tool for applications requiring quick and efficient data capturing. It supports simultaneous recording across four ports, each capable of handling speeds from 1.5 Gbps to 12 Gbps, offering a total bandwidth potential up to 48 Gbps. The core’s simple interface design ensures a quick time-to-market, facilitating rapid deployment in urgent projects. Built with hardware-managed command sequencing and full SAS interface compatibility, this core integrates an AXI style streaming data interface. It employs Xilinx Transceiver based PHY, ensuring robust data transmission and reception. The easy-to-use interface encompasses comprehensive features that address complex data recording needs without compromising on speed or data integrity. The SAS Recorder's architecture focuses on reliability and performance, balancing data throughput with streamlined operational management. Its ability to manage intensive data flows makes it an indispensable asset in sectors that necessitate large data volume handling with minimal latency.

ASICS World Services
21 Views
SAS
View Details

SAS Initiator Controller

The SAS Initiator Controller is an advanced interface core that supports high-speed serial link replacements for the conventional parallel SCSI attachment, connecting mass storage devices with efficiency and reliability. Achieving a bandwidth of up to 48 Gbps, it utilizes multiple high-speed gigabit transceivers to maintain optimal data flow and connectivity. The core’s architecture includes support for simultaneous operation with both SAS and SATA technologies, enhancing its versatility. It features sophisticated mechanisms for SAS & SATA speed negotiation and out-of-band (OOB) signaling, providing seamless transitions between supported speeds of 1.5, 3.0, 6.0, and 12.0 Gbps. This flexibility enables up to four ports to be operational simultaneously, offering extensive connectivity and management facilities through a native 32-bit PHY interface. The SAS Initiator Controller handles power management, automatic connection control, and frame decoding dynamically, easing integration and operation within complex systems. This core is ideal for applications that demand robust storage solutions with minimal latency and maximum efficiency, supporting various SMP, SSP, and SATA protocols.

ASICS World Services
16 Views
SAS
View Details

ZLIB Compression/Decompression

The ZLIB Compression/Decompression core provides a high-performance solution for data reduction applications. Fully compatible with the ZLIB standard, this core supports fixed Huffman encoding as well as a subset of LZ77, offering robust compression capabilities for diverse use cases. It leverages three DMA engines and a versatile AXI interconnect, ensuring smooth data movement and integration within broader system frameworks. Optimized for efficiency, the core features configurable data paths that support 32, 64, or 128-bit transfers, enhancing data throughput and system performance. Its design incorporates separate clock domains for its engines and the AXI interface, providing flexibility in various hardware configurations. The scatter/gather DMA capabilities further enhance its efficiency in managing linked list transfer descriptors, simplifying the integration of complex data processes. ZLIB's comprehensive support for compression and decompression within a single core streamlines system design and reduces overhead, making it ideal for applications requiring efficient data handling and storage conservation across multiple environments. Its AXI-4 compliance ensures compatibility with a broad range of systems, promoting seamless deployment and operation within existing infrastructures.

ASICS World Services
15 Views
View Details

HASH Core

The HASH Core is engineered to facilitate high-speed cryptographic hashing operations. It supports MD5, SHA1, and SHA256 algorithms, making it a versatile core ideal for a variety of security-centric applications. With a robust architecture, the core integrates a sophisticated S/G DMA engine that ensures efficient data handling, supporting seamless operations even under heavy workloads. The core comes equipped with separate clocks for each hash engine, independent from the primary AXI clock, allowing optimized performance without clock-based constraints. Its full AXI-4 compliance simplifies interfacing, ensuring rapid integration into existing system architectures. This makes the HASH Core a powerful tool in environments where security and performance cannot be compromised. It is adept at managing variable workloads and maintaining high throughput, thanks to its flexible and scalable design. Engineered for efficiency, the HASH Core's dedicated clock domains for each engine enable it to maintain operation speeds across extensive computations and data sets. This flexibility, combined with its performance-oriented design, makes the HASH Core a preferred choice in systems where security and data integrity are paramount.

ASICS World Services
14 Views
Cryptography Cores
View Details

SATA I/II/III Host Controller

The SATA I/II/III Host Controller offers a sophisticated interface for connecting high-speed serial links to parallel ATA mass storage devices. Utilizing a high-speed differential layer, it leverages Gigabit technology and 8b/10b encoding to sustain impressive data flow rates. With capabilities certified for compliance with SATA V3.0, the controller supports read and write speeds of 531 MBytes/sec and 505 MBytes/sec respectively. Its architecture provides low latency performance boasting 66K IOPS for both read and write operations, enhancing interaction between storage devices and host systems. The core facilitates various data transfer modes, including PIO, DMA, and FPDMA, with an advanced AXI stream interface for seamless data transfer, along with PIO legacy software compatibility. Incorporating advanced features like data scrambling, power management, and comprehensive CRC checking, the controller ensures robust and error-resilient data operations. It also supports a range of enhancements like hot-insertion/removal and environment adaptable transfer features, making it a versatile choice for diverse storage scenarios.

ASICS World Services
14 Views
SATA
View Details

AES Crypt Engine

The AES Crypt Engine is a high-performance solution designed for handling complex cryptographic functions. Utilizing up to eight independent cryptographic engines, the core ensures seamless data handling with dedicated task-based DMA and configurable data pathways. Supporting a maximum throughput exceeding 2.4 GB/sec, it operates with compatibility for ECB, CBC, and XTS/XEX modes, aside from enabling BitLocker acceleration. Designed to work with a wide array of key sizes, this cryptography core addresses modern security requirements effectively. The core architecture allows easy integration into existing systems thanks to its fully AXI-4 compliant interface, which smooths the data and register interactions. It supports both encryption and decryption processes while maintaining flexibility with an optional 4/8 key storage. Focused on balance between speed and area efficiency, this core operates multiple engines in parallel, making it ideal for applications requiring high speed and security. With separate clocks for the AES engines and its AXI interfaces, the AES Crypt Engine offers optimal performance without compromising on adaptability. The precise design ensures that data streams are constant, minimizing the risk of bottlenecks and maintaining maximum throughput at all times.

ASICS World Services
13 Views
Cryptography Cores
View Details
Sign up to Silicon Hub to buy and sell semiconductor IP

Sign Up for Silicon Hub

Join the world's most advanced semiconductor IP marketplace!

It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!

Switch to a Silicon Hub buyer account to buy semiconductor IP

Switch to a Buyer Account

To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.

Add new company

Switch to a Silicon Hub buyer account to buy semiconductor IP

Create a Buyer Account

To evaluate IP you need to be logged into a buyer profile. It's free to create a buyer profile for your company.

Review added

Claim Your Business

Please enter your work email and we'll send you a link to claim your business.

Review added

Claim Email Sent

Please check your email for a link you can use to claim this business profile.

Chatting with Volt