Is this your business? Claim it to manage your IP and profile
The Pipelined FFT caters to those requiring efficient, continuous FFT operations, processing one point per clock cycle. Designed for both FPGA and ASIC platforms, its architecture minimizes memory usage, making it ideal for medium to long-length calculations with low area footprint. The adaptability of this core is evident in its clock rate capabilities, sustaining throughput even in high-speed environments.\n\nSupporting variable lengths, it provides flexibility at runtime, catering to the nuanced processing requirements of different applications. The core efficiently utilizes memory, making it suitable for ASIC designs aiming at reduced area use. Its architecture employs optimized butterfly structures, refining the typical decimation-in-frequency and decimation-in-time processes to ensure efficient data ordering.\n\nKey to its success is the customizability of input and output buffers, supporting completely ordered data streams. It is instrumental in applications where continuous, real-time data processing is critical, offering reliable performance without compromise on speed or accuracy.
The 2D FFT core is essential for image processing applications, designed to handle two-dimensional transforms with efficiency and speed. By leveraging its deep understanding of 1D FFTs, this core facilitates intricate image data manipulations, crucial for high-speed digital graphic applications. Its sophisticated architecture combines internal and external memory to optimize throughput and performance.\n\nThis core supports robust data processing across various applications by offering variable length configurations and scalable processing options, balancing resource use and performance requirements. By managing continuous conversion and integration with memory systems, it addresses comprehensive inputs, maintaining processing integrity.\n\nCustomization options include on-chip caching and external SRAM or DRAM configurations, ensuring high operational standards. Dillon Engineering's 2D FFT core is not only adaptable and efficient but also enhances computation power, making it indispensable in high-performance image processing domains.
The UltraLong FFT solution is ideal for applications where memory usage is a critical concern and FFT lengths surpass the internal memory capabilities of FPGAs or ASICs. This solution breaks down the FFT process, leveraging external memory for storage, allowing for efficient handling of larger data sets. Key features include data segmentation into manageable parts, rotation/twiddle stages to maintain performance, and multiple bank memory architectures for optimal throughput.\n\nDesigned to maximize continuous data processing, the UltraLong FFT uses external high-speed memory such as QDR SRAM and DDR SDRAM to meet extended length requirements. These configurations ensure that even with limited on-chip memory, performance potential is not capped. This approach not only simplifies the handling of extensive data but also aligns with today's demanding processing needs, providing a balanced solution for continuous, real-time applications.\n\nThe UltraLong FFT offers flexibility in its core design, accommodating varying lengths and processing speeds. It also supports fixed and floating-point operations, enabling precise customization to achieve high-speed data throughput. Such versatility ensures that it caters effectively to the needs of high-demand industries where processing efficiency and memory management are of utmost importance.
The Load Unload FFT core is crafted for scenarios necessitating minimal memory footprint, making it particularly advantageous for ASIC implementations. Its cycle management enables distinct load, process, and unload phases, facilitating streamlined data handling with minimal configuration. The core is adaptable, offering fixed and floating-point frameworks to meet diverse performance needs.\n\nOne of its main strengths lies in its capacity to minimize memory configurations, thus significantly reducing the area required within an ASIC design. This makes the Load Unload FFT core especially beneficial in space-constrained applications. It supports multiple butterfly setups, catering to specific processing demands while maintaining high operational efficiency.\n\nAnother enhancement is its optional input buffer, which accommodates continuous data streams effectively. This flexibility ensures it can address various use cases, balancing processing length demands with runtime configurability, showcasing its adaptability to evolving project requirements.
Mixed Radix FFT caters to applications requiring non-conventional length FFT sequences, supporting various combinations like radix-2, -3, -5, or -7. Particularly instrumental in telecommunication and OFDM applications, this core allows for precise spacing adjustments across frequency bins. Its structure supports both parallel and serial processing, adapting to unique performance specifications and constraints.\n\nThis IP core brings flexibility with mixed-radix architectures, optimizing performance and resource use through customizable design. It provides a balance of fixed and floating-point capabilities, ensuring robustness across a spectrum of requirements. Furthermore, by supporting diverse memory configurations, it aligns with the processing speed and latency needs of advanced digital systems.\n\nThe architecture can handle extensive point calculations for large-scale systems, offering opportunities to explore deep parallelization benefits. Its unique capabilities make it crucial to applications that prioritize speed and accuracy, directly impacting the development and deployment of complex communication systems.
Parallel FFT offers the fastest processing solutions with its fully parallel architecture, optimized for short FFT calculations. This IP core, maintaining power efficiency, supports configurations from 4 to 64 points and achieves top-tier performance suitable for high-demand computing environments. Its design adopts constant twiddle factors, reducing multiplier complexities, which enhances its suitability for FPGA applications.\n\nThe core supports a throughput exceeding 25 GSPS, allowing large-scale data processing to happen seamlessly within FPGA systems, notably within the Virtex-5 range. Its resources are optimized to balance power and performance, ensuring effective deployment in high-speed applications without exceeding design constraints.\n\nEnhancements such as fully asynchronous pipelines permit maximum stage flexibility, while the architecture supports both real and complex number calculations. This core is crucial in scenarios where short, continuous data processing cycles are essential, rendering it highly useful across various DSP applications.
AES Crypto offers advanced encryption and decryption capabilities, adhering to Federal Information Processing Standard (FIPS) 197. The architecture supports multiple operation modes as defined by NIST standards, making it versatile for a broad spectrum of applications demanding secure data transactions. With dynamic key changes and multiple configurations available, it balances speed and logic use efficiently.\n\nThis core is crafted using Dillon Engineering's ParaCore Architect™, ensuring that it is highly adaptive and can be customized to meet specific performance needs. It supports a substantial data throughput of up to 12.8 Gb/s, allowing it to handle intensive data transactions swiftly across various platforms including FPGA and ASIC.\n\nArchitectural flexibility means it can be used for both standalone encryption, decryption, or combined processes, optimizing for different resource considerations. The IP core balances throughput and area use, providing an excellent solution for projects requiring stringent security standards across digital communications and storage systems.
The Floating Point Library core, compatible with IEEE 754 standards, provides fully parametric floating-point operations tailored for diverse computational tasks. It is suited for complex mathematical calculations requiring precision and adaptability, essential for extensive DSP applications. By enabling configurable operations, it allows seamless switching between different numeric precisions.\n\nDeveloped with the ParaCore Architect™, the Floating Point Library supports both FPGA and ASIC implementations, complementing Dillon Engineering's other IP cores. It excels by enabling users to adjust precision, logic use, and pipeline stages to match specific requirements, optimizing resource management within varied environments.\n\nThe library offers flexibility to exclude IEEE-specific conditions, allowing reduced logic demands when precision exceptions are unnecessary. As such, this enables its integration into diverse applications, balancing accuracy with minimal logic use to achieve high-efficiency calculations required in high-performance computing projects.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
