Is this your business? Claim it to manage your IP and profile
The Stream Buffer Controller is engineered to provide a robust solution for managing data streams in Intel and AMD FPGAs, acting as a bridge to memory-mapped DMA. Its major function is to buffer data in external memory, essentially creating a virtual FIFO capable of handling up to 4 GB of data. The controller is notable for its ability to handle 16 independent streams, each configurable in terms of buffer size and operation mode, including FIFO, Write, Read, or ROM modes. This IP core is designed for seamless integration thanks to its AMBA AXI4-Stream interfaces, supporting easy access to external memory. Additionally, the design facilitates the development of standalone systems with VHDL-based stream configuration without the necessity of a CPU. Its adaptability provide ready-made solutions for data acquisition and image processing tasks, requiring precise data flow management. With features like data width conversion and a vendor-independent implementation, the Stream Buffer Controller is highly adaptable for a range of tasks including test and measurement applications, making it a versatile component in modern FPGA design workflows.
The Universal DSP Library is an adaptable collection of digital signal processing components, seamlessly integrated into the AMD Vivado ML Design Suite. This library supports a variety of common DSP tasks, including filtering, mixing, and approximations, all while providing the integral logic necessary for connecting DSP systems. By minimizing development time and enabling rapid assembly of signal processing chains, the library facilitates both rapid prototyping and sophisticated design within FPGA environments. It provides raw VHDL source code and IP blocks, paired with comprehensive documentation and bit-true software models for preliminary evaluation and development. Supporting a multitude of processing types such as continuous wave and pulse processing, the library delivers significant flexibility for developers. This ranges from real and complex signal processing to accommodating multiple independent data channels. All components are designed to operate within the standardized AXI4-Stream protocol, ensuring an easy integration process with other systems. The inclusion of out-of-the-box solutions for FIR, CIC filters, and CORDIC highlights the library's capability to cover repetitive DSP tasks, allowing developers to concentrate on more project-specific challenges. The Universal DSP Library not only streamlines design with its modularity and ease of use, but it also offers solutions for optimizing performance across different application areas. Its utility spans digital signal processing, communication systems, and even medical diagnostics, underscoring its versatility and essential role in modern FPGA-based development initiatives.
The UDP/IP Ethernet communication core is expertly crafted to enable FPGAs to interact via Ethernet utilizing the UDP protocol. Designed for both Intel and AMD FPGA architectures, this IP core allows FPGA subsystems to communicate efficiently at full wire speed of 1 Gbit/sec, also supporting slower data rates of 100 Mbit/sec and 10 Mbit/sec. It offers a straightforward interface to the user logic and supports MII, RMII, GMII, and RGMII media protocols. With the capacity to handle complete UDP, IPv4, and Ethernet layer processing, this core ensures robust data transfer while offering features like automatic ARP reply generation and header pass-through mode for individualized packet field management. This functionality ensures efficient and seamless integration into a wide array of FPGA-based designs, reducing complexity and design time. Targeted for applications in telecommunications and network systems, this IP core is an ideal candidate for projects requiring high-speed, dependable communication channels. The design's energy efficiency and minimal FPGA resource usage underpin its viability for commercial and industrial deployment.
The Universal Drive Controller is an innovative IP core tailored for comprehensive motor control, offering functionality for DC, brushless, and stepper motors, including trajectory planning. Designed to eliminate the need for additional drive controller chips, this IP significantly reduces both the project bill of materials and the time to market. With support for various motor types, the Universal Drive Controller achieves autonomous control with minimal CPU load, thanks to its integrated control loops. Key features include the ability to manage up to eight drives per controller and the option to run multiple PID control loops for each drive at high frequencies. This adaptability ensures precise motor management across diverse applications. The IP core simplifies development with its industry-standard AXI-4 interface, enabling smooth integration with existing vendor tools. Applications extend into various sectors including robotics, medical diagnostics, and automation, where reliable motion control is critical. The Universal Drive Controller's modular nature supports reconfigurability and offers multiple customization options, further underlining its utility and relevance across different industries.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
