Is this your business? Claim it to manage your IP and profile
The CANmodule-IIIx module enhances the foundation of Inicore's CAN IP offerings, supporting a substantial 32 receive and 32 transmit buffers. This controller meets the stringent requirements of the international CAN standard ISO 11898-1 and is built to accommodate demanding applications like automotive and industrial controls, where expanded message handling and prioritization are critical. The module's design utilizes technology-neutral HDL, ensuring broad compatibility with both FPGA and ASIC implementations. It benefits from on-chip SRAM utilization, optimizing memory handling processes and enabling efficient system integration with ARM-based SoCs through its AMBA 3 APB interface. This comprehensive integration support facilitates seamless integration with minimal latency and high throughput. Debugging and testing are reinforced with advanced features, including various looping modes and an error capture register, which provides insights into communication errors and message states. The mailbox-oriented architecture and provision for message filtering in the first two data bytes make the CANmodule-IIIx particularly advantageous for applications requiring reliable, high-volume data exchanges.
The CANmodule-III is a comprehensive CAN controller module that offers mailbox-based architecture. It meets the international CAN standard ISO 11898-1 and includes 16 receive buffers, each equipped with its own message filter, and 8 transmit buffers with a priority-based arbitration scheme. This configuration ensures optimal support for Higher Layer Protocols (HLP) like DeviceNet and SDC, which demand intricate application-specific features. Built with technology-independent HDL, the CANmodule-III integrates seamlessly into both ASIC and FPGA frameworks, fully utilizing on-chip SRAM structures for enhanced performance. An AMBA 3 Advanced Peripheral Bus (APB) interface simplifies the integration into ARM-based systems-on-chip (SoCs), guaranteeing zero wait-state interface performance. This module supports advanced features such as automatic remote transmission request (RTR) handling and configurable interrupt generation mechanisms. The design is fully synchronous and includes robust test and debugging capabilities—such as various loopback modes and an SRAM test mode—ensuring high reliability and ease of development. This versatile CAN controller offers a sophisticated solution for implementing reliable, high-performance CAN communications in diverse embedded systems.
The iniHDLC is designed as a flexible High-Level Data Link Controller (HDLC), encompassing both Receiver and Transmitter units for comprehensive data communication processes. Crafted to handle essential HDLC protocols like Q.921, Q.922, and LAPB, this IP offers full HDLC support with a structured VHDL implementation ideal for FPGA and ASIC platforms. The HDLC cores provide critical functionalities such as interframe flag handling, CRC-16 Frame Check Sequence (FCS) pattern management, and bit stuffing mechanisms. The transparent mode implementation permits tailored use across varied communication systems and networking environments. It integrates effortlessly into custom buffer setups, such as FIFO and DMA interfaces, thanks to its flexible I/O configurations. Engineered for broad protocol compatibility and ease of system integration, the iniHDLC IP is considered an invaluable asset for networked communication systems handling high data volumes and requiring robust error handling. Its meticulous design ensures system reliability and adaptability to diverse communication protocols, making it integral for advanced telecommunications applications.
Inicore's iniADPLL, or All Digital Phase Locked Loop, offers a fully digital solution for precise clock management in telecom applications. This PLL is designed with technology-independent VHDL, ensuring adaptability across varying target technologies. The ADPLL boasts programmable center frequencies and filter properties, making it a versatile tool for clock recovery, synthesis, and supervision. Functioning without external components, the iniADPLL maximizes cost efficiency while maintaining optimal performance. Its digital design allows for high precision through adaptable phase detectors and scalable oscillators, and ensures jitter performance is kept within half the clock period—crucial for maintaining signal integrity. The adaptability of iniADPLL extends to providing tailored phase detection tailored to application-specific needs, making it suitable for a broad array of telecom environments. This feature-rich design simplifies integration into existing systems, delivering a robust and customizable clock management solution for demanding applications.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
