Is this your business? Claim it to manage your IP and profile
The Analog Phase-Locked Loop (PLL) offered by M31 is designed to deliver low-jitter frequency synthesis with a wide input frequency range. It is particularly suited to applications requiring high precision and adaptability, working efficiently across noisy environments typical in complex SoC systems. Its architecture supports fractional-N mode operations via an advanced sigma-delta modulator, optimizing for cleanliness in output frequency against a broad spectrum of input conditions. This PLL leverages IO supply voltages to ensure strong supply rejection, catering to dynamic system demands seamlessly. Integrating seamlessly into ASIC/SoC designs, the Analog-PLL becomes a crucial component for systems needing robust frequency control and precision, from simple electronics to more complex, high-demand applications across various sectors.
The Standard Cell Library from M31 Technology Corporation provides a versatile range of cell solutions, including high-density, high-speed, and low-leakage cells, to support diverse application requirements. Each library is designed to optimize performance, power, and area, offering a comprehensive set of customization options tailored to specific design needs. This IP supports process nodes ranging from 12nm to 180nm, making it suitable for various applications from IoT to AI and automotive designs. The library also includes specialized kits for low power optimization and high performance, enabling efficient engineering changes with minimal impact on hardware. With silicon-proven solutions, M31's Standard Cell Library ensures robust and reliable performance across wide-ranging semiconductor environments. Customers benefit from tailored design approaches that help achieve specific performance metrics effectively.
M31's Digital Phase-Locked Loop is engineered for optimized frequency synthesis with a core-power-only design. It supports multiple operational modes, including fractional-N and spread spectrum clocking, tailored for diverse application scenarios. This PLL demonstrates excellent noise immunity, maintaining stability even in high-noise ASIC/SoC environments. Delivering a compact footprint with minimum power consumption, the Digital-PLL integrates easily into a broad range of system-on-chip projects. The robust design emphasizes simplicity in integration while ensuring high precision and reliability, making it suitable for demanding applications requiring precise and adaptable frequency management.
The SerDes 10G/5G by M31 offers versatile high-speed data transfer solutions up to 10.3125Gbps, supporting interfaces like XFI, SFI, and Ethernet standards such as 10GBASE-KR and CEI. Designed with both transmission and reception capabilities, this IP ensures adaptability across various networking systems. Its architecture supports robust signal equalization, catering to a wide range of channel conditions, facilitating effective data transfer and enhancing overall system performance. With both compact size and low power design, the SerDes 10G/5G is optimized for space and energy efficiency. Ideal for telecommunications and data centers, this IP meets the needs of high-bandwidth applications, ensuring seamless and reliable operations, essential for next-generation data throughput and connectivity.
The SAR ADC and Temperature Sensor IP by M31 is architected to provide high precision and flexibility for a variety of applications. With resolutions up to 12-bit and support for speeds up to 2.5 MSPS, these components are tailor-made for low-power, high-performance environments. Designed with innovative circuit techniques, the ADC simplifies system clocking, thus reducing power requirements and design complexity in SOC/ASIC integrations. The sensor capabilities extend the IP's use to applications demanding precise environmental monitoring and control. This ultra-low power IP is especially suited to battery-powered and IoT products, offering exceptional performance in compact form factors, ideal for modern electronic devices needing accurate conversion and monitoring capabilities.
M31's LPDDR4/4X Multi-PHY supports state-of-the-art memory interface technologies for advanced computing systems, boasting speeds up to 4267Mbps. This PHY solution is engineered for flexibility and performance, optimizing interconnect effectiveness in high data rate environments. The versatile nature of the LPDDR4/4X IP suits a wide application range, including automotive systems for autonomous driving, mobile devices like smartphones, and enterprise computing solutions. It combines high integration flexibility with low power consumption and dynamic frequency scaling. Advanced features such as high-resolution timing control ensure that even the most demanding memory tasks are handled with precision and efficiency, matching the industry's growing need for more capable memory solutions in contemporary designs.
M31's DisplayPort TX IP provides a high-performance interface for video and graphics applications. It supports multi-lane operations with low power architecture, handling data rates from 1.62Gbps up to UHBR20 20Gbps, suitable for advanced HD and UHD visual outputs. This transceiver includes adaptations for auxiliary channel integration, supporting seamless communication in complex graphics environments. The IP integrates features for enhanced performance, such as various pre-emphasis and swing level controls that ensure integrity across high-speed data channels. Ideal for consumer electronics and professional display applications, the DisplayPort TX IP ensures compatibility and high bandwidth efficiency. It minimizes power usage while maintaining robust signal integrity over challenging conditions.
The Open NAND Flash Interface (ONFI) I/O from M31 is designed to accommodate high-speed non-volatile memory applications. Tailored for use in cutting-edge flash storage systems, this IP supports high bandwidth and integrates with various process nodes. It meets international ONFI specifications, with silicon-proven presence on advanced FinFET nodes, providing features like on-die termination and ZQ calibration. This robust interface supports high-speed data transfer up to 4.8GT/s with optimized signal integrity. ONFI I/O stands out by offering comprehensive customization based on client specifications, ensuring it aligns with specific project demands and improves overall storage system performance significantly in demanding applications.
The PCIe 5.0 PHY from M31 stands out in delivering high-performance interfaces for data-intensive applications. Supporting data rates up to 32Gbps and backward compatibility with previous PCIe generations, it integrates efficiently into multi-lane architectures. State-of-the-art equalization techniques ensure reliable data transport across varying channel conditions, catering to high-speed networking and server environments where maximum throughput is crucial. Compliance with PIPE 5.2 Specifications ensures broad applicability and system readiness. With its advanced power-saving features and robust testing facilities, M31's PCIe 5.0 PHY provides the reliability desired in storage, networking, and high-performance computing, matching industry’s advancing demands towards increased connectivity and cross-compatibility.
M31’s ONFI PHY, a high-performance multi-PHY solution, supports ONFI standards up to version 6.0, enabling data rates as high as 4800Mbps. This IP facilitates seamless integration with various non-volatile memory interfaces like NAND, enhancing memory access efficiency. Designed with advanced feature sets such as Command Transfer Timing and dynamic frequency scaling, the ONFI PHY supports state-of-the-art operations across different NAND generations, assuring wide reach and robust performance. This reliable solution is customizable to meet specific client demands, making it ideal for applications requiring high data throughput combined with robust signal integrity, pertinent to evolving high-performance computing needs.
The C-PHY/D-PHY Combo IP from M31 offers the flexibility to handle both serial MIPI interfaces in mobile and multimedia applications. It is efficient for devices such as smartphones and tablets where multiple data rates and power efficiency are crucial. This dual-capability IP supports the higher throughput needs for Display Serial Interface (DSI) protocols ensuring compatibility with CSI-2 and other MIPI standards. It achieves extremely high data rates of up to 6Gsps in C-PHY mode and 2.5Gbps per lane in D-PHY mode. With its adaptable architecture and comprehensive feature set, it meets the rigorous demands of high-speed, low-power data transmission. It provides an easy-to-integrate solution for complex display and camera link technologies, ensuring fast deployment in next-gen devices.
The USB4 Gen3x2 PHY from M31 supports state-of-the-art USB4 applications, featuring data rates up to 40Gbps. It integrates advanced mixed-signal circuits to enhance signal integrity while providing complete coverage across USB2.0, 3.1, and 4.0, ensuring backward compatibility and broad application range. The PHY facilitates modern connectivity solutions by adhering to the USB4 standards, empowering high-speed data transfers with reliability, critical for peripheral and host device communication. Its design emphasizes efficiency in scenarios demanding quick data exchanges. Ideal for type-C connectors, the USB4 Gen3x2 PHY is crafted to minimize latency and maximize bandwidth efficiency, supporting the accelerating transition to newer USB standards in both consumer and enterprise markets.
M31’s USB 2.0/1.1 PHY offers a compact, efficient interface suitable for a wide range of consumer electronic products. Designed to maintain low power consumption without sacrificing performance, it supports high-speed data throughput required by modern USB connections. Compatible with UTMI+ specifications, this dual-mode PHY serves both device and host roles in data communication, proving itself indispensable in environments demanding reliable and swift data transfer capabilities. The IP integrates seamlessly into SOC architectures, providing expansive support for peripherals and is specially optimized for portable devices. Its small footprint makes it ideal for products where board space is a premium, maintaining efficiency and reliability across various systems.
This MIPI D-PHY IP from M31 provides a reliable high-speed data communication interface suited for modern mobile applications. Designed as per MIPI D-PHY v1.2/v1.1 standards, it ensures smooth integration with mobile SOCs driving camera and display functions. Engineered to enable both high-speed and low-power data transfers, the D-PHY IP spans various process nodes ensuring compatibility with a wide array of devices. It is particularly instrumental in streaming video applications where synchronization between devices is crucial. Compact and efficient, this IP is tailored for high-performance handheld devices requiring robust data transmission and minimal latency, supporting the latest MIPI standards for emerging and future technology trends.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
