Is this your business? Claim it to manage your IP and profile
This timer module adheres to the RISC-V Privileged 1.9.1 specifications, ensuring accurate timing operations across embedded applications. It is an essential tool for managing task scheduling and execution timing, increasing the efficacy of time-sensitive processes. The module's customizable nature allows it to be adjusted to meet specific temporal needs of various embedded designs.
The AHB-Lite APB4 Bridge operates as a versatile interconnect bridge that facilitates communication between the AMBA 3 AHB-Lite and AMBA APB protocols. As a soft IP, it is fully parameterized, offering adaptability in various system designs. This bridge enhances the flexibility of integrating peripherals into main system architectures while maintaining low latency and high throughput operations.
The RV12 is a flexible RISC-V CPU designed for embedded applications. It stands as a single-core processor, compatible with RV32I and RV64I architectures, offering a configurable solution that adheres to the industry-standard RISC-V instruction set. The processor's Harvard architecture supports concurrent instruction and data memory accesses, optimizing its operation for a wide array of embedded tasks.
This high-performance interconnect fabric provides a low-latency connection between numerous bus masters and slaves within AHB-Lite architectures. The switch supports an unlimited number of connections, facilitating scalable and efficient data flow across complex systems. Its ability to handle various data paths concurrently makes it an invaluable asset in high-speed applications.
This memory module designed for AHB-Lite masters is fully parameterized, ensuring flexibility and efficiency in hardware designs. It allows for seamless integration of on-chip memory solutions, vital for high-performance applications requiring local data storage. The module supports a wide range of configurations to match specific processing needs.
APB4 GPIO is tailored to offer a multitude of general-purpose input/output channels that are bidirectional. Its user-defined configuration capability ensures that designers can specify the number of I/O resources needed for their particular application, making it an essential component in flexible and adaptable hardware architectures.
The APB4 Multiplexer allows a single APB4 master to interface with multiple APB4 slaves over a unified bus, enhancing system resource management and peripheral access. As a soft IP, it can be configured according to specific design requirements, providing efficient task prioritization and resource allocation in embedded systems.
The Platform-Level Interrupt Controller (PLIC) from Roa Logic is a fully configurable and parameterized component, ensuring complete compliance with RISC-V standards. It's designed to manage and streamline the handling of numerous interrupts in a system, offering the flexibility demanded by diverse application needs. This PLIC is ideal for deployments where robust interrupt management is crucial.
Implementing the Widmer and Franaszek 8b/10b scheme, this decoder handles error detection and correction by identifying specific comma sequences and automatically recognizing K28.5 characters. It's integral to maintaining data integrity and reliability across high-speed data transmission systems and supports industries requiring robust communication protocols.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to evaluate IP, download trial versions and datasheets, and manage your evaluation workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
