Is this your business? Claim it to manage your IP and profile
The Coherent Network-on-Chip (Coherent NOC) by SkyeChip is a high-performance interconnect solution aimed at memory-coherent systems. It is designed to diminish routing inefficiencies in many-core environments, thus supporting high operating frequencies up to 2 GHz. Integration with proprietary coherency handlers and compatibility with SkyeChip's Non-Coherent NOC enables flexible system designs capable of managing complex tasks in advanced computing applications.
SkyeChip's Bandgap reference delivers a stable voltage output of 0.9V with tight tolerance and low power consumption under 500uW. With operating temperatures ranging from -40°C to 125°C, it provides a reliable reference voltage for various electronic circuits, ensuring steady performance across a wide range of conditions.
The LPDDR5/5X PHY & Memory Controller by SkyeChip offers a power-efficient, high-performance solution conforming to LPDDR standards. This IP is capable of achieving up to 10667 MT/s and supports features like decision feedback and feed-forward equalization within its I/Os. It supports comprehensive configuration options including x8, x16, and x32 SDRAMs and various bank modes. The solution is adaptable for applications requiring high memory bandwidth, with available options for debugging tools and enhancements tailored for reliability, availability, and serviceability (RAS).
SkyeChip's Non-Coherent Network-on-Chip (NOC) is engineered for optimal performance in ICs, significantly minimizing power consumption and silicon utilization. It supports various protocols including AXI4 and AXI5, designed to relieve routing congestion and simplify timing closures for high-frequency operations. This NOC works seamlessly with source synchronous and synchronous clocking methodologies and supports 2.5D and 3D die-to-die bridging to ensure smooth and efficient inter-chip communication.
The Die-to-Die Interconnect from SkyeChip delivers a streamlined solution for high-speed data transfer between dies, ensuring minimal power overhead while maintaining high performance. Compliant with the Universal Chiplet Interconnect Express (UCIe) 2.0 specification, this IP supports transfer rates up to 32 Gbps per pin and integrates easily into diverse packaging technologies. Built-in tests and self-repair functions further enhance reliability and yield in multi-die systems.
The High-Speed PLL provided by SkyeChip offers a versatile frequency synthesizer solution with a wide output range from 300MHz to 3.2GHz. It is equipped with features like FBDIV and POSTDIV configurations to suit various divisions, and operates efficiently within a temperature range of -40°C to 125°C. This makes it an essential component for precision clock generation in a variety of IC applications.
SkyeChip's Configurable I/O technology offers a flexible interface capable of supporting signaling up to 3.2 GT/s. It adapts to multiple I/O standards including LVDS, HCSL, and SSTL, providing a broad range of voltage compatibility from 1.1V to 1.5V. This adaptability renders it ideal for diverse electronic systems requiring high-speed communication capabilities.
SkyeChip's DDR5/4 PHY & Memory Controller delivers high-performance solutions for memory interfaces adhering to DDR5 and DDR4 JEDEC standards. This IP is designed to optimize power and area efficiency while providing support for data rates up to 4800 MT/s with the option to upgrade to 6400 MT/s. It features decision feedback equalization and feed-forward equalization in its I/Os, flexible PHY with programmable interfaces, and accommodates various SDRAM configurations. Additionally, it includes an array of add-on features to enhance multi-project wafer environments and support debugging efforts.
The HBM3 PHY & Memory Controller from SkyeChip offers a highly efficient, low-power memory interface tailored for applications in AI, high-performance computing, data centers, and networking. It adheres to the HBM3 JEDEC standards and provides a comprehensive PHY and Controller solution with more than 85% random efficiency. It supports speeds up to 6400 MT/s for HBM3 and 9600 MT/s for HBM3E, and includes a configurable PHY with intelligent interface training sequences. Suitable for 2.5D/3D packaging technologies, it supports up to 32Gb density per die and 16H HBM3 DRAM stacks.
The MIPI D-PHY from SkyeChip is a thoroughly integrated macro designed to comply with the MIPI D-PHY v2.5 specification. With capabilities of up to 1.5 Gbps per lane and optional upgrades to 2.5 Gbps, it supports various low-power escape modes and ultra low-power states. This feature set is strategically designed for applications needing flexible high-speed data transfer capabilities.
The Low Power RISC-V CPU IP from SkyeChip delivers power-efficient processing tailored for embedded applications. It fully supports the RISC-V RV32 instruction set with complete support for the 'I' and 'C' subsets while offering machine mode operations and a vectorized interrupt framework. This optimizes the processor for low-power operation in constrained environments, making it ideal for innovative and flexible IoT applications.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
