Is this your business? Claim it to manage your IP and profile
The eSi-Connect is a suite of AMBA peripheral IP cores designed to enhance connectivity and integration in Systems on Chip (SoCs). Directed towards simplifying the development process, eSi-Connect supports standard interfaces like AXI, AHB, and APB, making it a comprehensive toolset for various system integrations. This suite includes multiple memory controllers, off-chip interfaces, and utility functions such as timer and watchdogs, enabling developers to customize and scale solutions efficiently. The peripherals within the eSi-Connect ensure compatibility with a broad range of embedded systems while maintaining high performance and power efficiency. With an array of functionalities like GPIO, Ethernet MAC, and various serial interfaces, it provides low-level software drivers optimizing for real-time SoC deployment. Leveraging eSi-Connect, design teams can accelerate time-to-market with builds tailored to specific application needs, ensuring robustness and scalability.
The eSi-3250 is a robust 32-bit processor core from eSi-RISC, specifically engineered to handle high-performance computing with extensive caching capabilities. It is particularly efficient when dealing with slower memory systems such as eFlash or off-chip alternatives, optimizing system throughput by leveraging its configurable instruction and data caches. This core supports a comprehensive instruction set, including optional application-specific instructions and standard floating-point operations compliant with IEEE standards. Its architecture makes use of 16 and 32-bit instructions to maximize code density, ensuring efficient use of cache and system resources. Designed with high clock speed potential, the eSi-3250 integrates a multi-mode MMU, allowing for complex memory management strategies. This core is exceptionally suitable for scenarios demanding high computational power within FPGA or ASIC implementations. It provides flexible integration options through its AMBA-compliant bus interfaces, supporting a vast range of ancillary IP modules to tailor performance to specific application needs.
Designed for embedded control applications, the eSi-3200 is a high-performing 32-bit processor core. It offers a balance of low-cost implementation and significant processing capability, making it a fitting choice for environments necessitating efficient on-chip memory usage. The eSi-3200 leverages a cacheless architecture that ensures deterministic computation, ideal for real-time systems. Its comprehensive instruction set includes advanced arithmetic operations and optional IEEE 754 compliant single-precision floating-point instructions. This architecture enhances code density and minimizes power consumption via a mix of 16 and 32-bit instructions. With a 5-stage pipeline, this core can achieve high clock speeds, enhancing its utility in demanding applications. It accommodates both user and supervisor modes for secure operation and supports extensive hardware debugging features to streamline development and troubleshooting processes. The eSi-3200 also facilitates integration through AMBA bus compatibility, enabling connectivity with a wide variety of peripheral IPs.
The eSi-1600 is a compact 16-bit RISC processor core engineered for efficiency and low power. It is well-suited for control applications that typically utilize 8-bit systems, boasting reduced system costs akin to those smaller CPUs, yet providing significantly higher performance. Its architecture allows for reduced clock cycles per application, resulting in substantial power savings, which is particularly beneficial in resource-constrained environments. This processor core features a 5-stage pipeline that enhances its ability to achieve higher clock frequencies, even in matured semiconductor processes. It includes a rich set of arithmetic instructions, offering capabilities like full 32-bit multiplication and accumulations, bit manipulation, and optional application-specific instructions. This versatility is further illustrated by the optional support for user and supervisor operating modes, reflecting its adaptability across multiple application scenarios. Besides typical features such as JTAG or serial debug capabilities, the eSi-1600 supports a wide array of peripherals through standard AMBA interconnects. Its instruction set achieves exceptional code density by utilizing intermixed 16 and 32-bit instructions. The processor's silicon-proven design, combined with extensive toolchain support, makes it a highly reliable choice for low-cost embedded applications.
Standing at the pinnacle of eSi-RISC's processor cores, the eSi-3264 offers a powerful 32/64-bit architecture with DSP extensions designed for intensive computing tasks. Its unique ability to process both SIMD fixed and floating-point operations makes it ideal for advanced applications requiring complex digital signal processing with minimal hardware footprint. The eSi-3264 excels in applications needing DSP capabilities due to its fully pipelined MAC unit and the support for dual and quad 64-bit accumulations. The architecture supports a wide range of application-specific instructions and enhanced memory management via configurable caches and an optional MMU. Leveraging industry-standard interfaces, it allows seamless integration with existing chip architectures. These capabilities, coupled with high code density and efficient power management strategies, reinforce its suitability for next-generation multimedia, signal processing, and control systems looking to maximize performance and minimize power consumption.
The eSi-1650 is an advanced 16-bit RISC processor core that incorporates an instruction cache for enhanced performance. Targeted at low-power applications traditionally serviced by 8-bit processors, the inclusion of caching makes the eSi-1650 especially effective when using non-volatile memories like Flash. The processor's power efficiency is emphasized through a low gate count and caches, which optimize the speed and power consumption when interfacing with slow memory technologies. This RISC core also supports a rich suite of instructions including full 32-bit mathematical operations and various user-defined instructions, providing crisp, responsive performance for embedded systems. Additional features include a configurable pipeline, vector interrupts, and compatibility with various AMBA buses, making integration with existing systems straightforward. The processor supports both dedicated user and supervisor operating modes, reflecting its flexibility and security considerations in professional applications.
The eSi-Floating Point cores deliver robust IEEE 754-2008 compliant floating-point arithmetic across varying precision levels: half, single, and double. These cores are meticulously designed to support operations such as addition, multiplication, and division among others, all executed with precision and high efficiency. Fully pipelined, these cores are capable of maintaining throughput at one operation per clock cycle, balancing latency and frequency to optimize performance. The floating-point cores are technology-independent, making them suitable for both ASIC and FPGA designs, and they can be easily integrated into custom data path designs. With features supporting subnormal numbers, NaNs, and error handling for operations such as divide-by-zero and overflow, the IP ensures data integrity and operational reliability. The design deliverables include Verilog HDL, accompanied by comprehensive documentation to facilitate straightforward deployment across varied platforms.
The eSi-RISC Development Suite is a comprehensive set of tools designed to assist developers in building and integrating applications for eSi-RISC processors. Compatible with Windows, Linux, and macOS, the suite is made available at no extra cost to eSi-RISC licensees, offering flexibility and ease to developers worldwide. Built around the popular Eclipse IDE, the suite facilitates effective project management and source code development with features like syntax highlighting, code folding, and a sophisticated debugger. Tools within the suite support a full range of development activities, including compiling, linking, and debugging, to streamline the development process. Moreover, the suite integrates with multiple RTOS solutions and peripheral interfaces, ensuring comprehensive support for complex embedded applications. This environment not only reduces development time but also enhances the reliability of applications created using eSi-RISC's versatile IP cores.
Join the world's most advanced semiconductor IP marketplace!
It's free, and you'll get all the tools you need to discover IP, meet vendors and manage your IP workflow!
To evaluate IP you need to be logged into a buyer profile. Select a profile below, or create a new buyer profile for your company.
